DS90UH947-Q1 Datasheet, PDF (27/87 Pages) Texas Instruments – 1080p OpenLDI to FPD-Link III Serializer with HDCP

www.ti.com
DS90UH947-Q1
SNLS455 – NOVEMBER 2014
To support HDCP Repeater operation, the RX includes the ability to control the downstream authentication
process, assemble the KSV list for downstream HDCP Receivers, and pass the KSV list to the upstream HDCP
Transmitter. An I2C master within the RX communicates with the I2C slave within the TX. The TX handles
authenticating with a downstream HDCP Receiver and makes status available through the I2C interface. The RX
monitors the transmit port status for each TX and reads downstream KSV and KSV list values from the TX.
In addition to the I2C interface used to control the authentication process, the HDCP Repeater implementation
includes two other interfaces. The FPD-Link LVDS interface outputs the unencrypted video data. In addition to
providing the video data, the LVDS interface communicates control information and packetized audio data. All
audio and video data is decrypted at the output of the HDCP Receiver and is re-encrypted by the HDCP
Transmitter. Figure 25 provides more detailed block diagram of a 1:2 HDCP repeater configuration.
If the repeater node includes a local output to a display, White Balancing and Hi-FRC dithering functions should
not be used as they will block encrypted I2S audio and HDCP authentication.
upstream
Transmitter
I2C
I2C
Master
HDCP Receiver
(RX)
FPD-Link
I2S Audio
HDCP Transmitter
TX
I2C
Slave
HDCP Transmitter
TX
I2C
Slave
downstream
Receiver
or
Repeater
downstream
Receiver
or
Repeater
FPD-Link III interfaces
Figure 25. HDCP 1:2 Repeater Configuration
8.3.14.2.2 Repeater Connections
The HDCP Repeater requires the following connections between the HDCP Receiver and each HDCP
Transmitter Figure 26.
1. Video Data – Connect all FPD-Link data and clock pairs. Single pixel OpenLDI (D[3:0]) or Dual pixel
OpenLDI (D[7:0]) are both possible, provided the Deserializer and all Serializers are configured in the same
mode.
2. I2C – Connect SCL and SDA signals.
3. Audio (optional) – Connect I2S_CLK, I2S_WC, and I2S_Dx signals. Audio is normally transported on the
OpenLDI interface.
4. IDx pin – Each Transmitter and Receiver must have an unique I2C address.
5. MODE_SEL pins — All Transmitters and Receivers must be set into Repeater Mode. OpenLDI settings
(single pixel vs. dual pixel) must also match.
6. Interrupt pin – Connect DS90UH948-Q1 INTB_IN pin to the DS90UH947-Q1 INTB pin. The signal must be
pulled up to V_DDIO with a 10kΩ resistor.
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DS90UH947-Q1
Submit Documentation Feedback
27