|
LM3S1G21 Datasheet, PDF (48/955 Pages) Texas Instruments – Stellaris® LM3S1G21 Microcontroller | |||
|
◁ |
Architectural Overview
1.3.5.6
1.3.5.7
â On-chip power control using internal switches under register control
â Dedicated pin for waking using an external signal
â RTC operational and hibernation memory valid as long as VBAT is valid
â Low-battery detection, signaling, and interrupt generation
â Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal; 32.768-kHz
external oscillator can be used for main controller clock
â 64 32-bit words of battery-backed memory to save state during hibernation
â Programmable interrupts for RTC match, external wake, and low battery events
Watchdog Timers (see page 577)
A watchdog timer is used to regain control when a system has failed due to a software error or to
the failure of an external device to respond in the expected way. The Stellaris Watchdog Timer can
generate an interrupt or a reset when a time-out value is reached. In addition, the Watchdog Timer
is ARM FiRM-compliant and can be configured to generate an interrupt to the microcontroller on its
first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has
been configured, the lock register can be written to prevent the timer configuration from being
inadvertently altered.
The LM3S1G21 microcontroller has two Watchdog Timer modules: Watchdog Timer 0 uses the
system clock for its timer clock; Watchdog Timer 1 uses the PIOSC as its timer clock. The Stellaris
Watchdog Timer module has the following features:
â 32-bit down counter with a programmable load register
â Separate watchdog clock with an enable
â Programmable interrupt generation logic with interrupt masking
â Lock register protection from runaway software
â Reset generation logic with an enable/disable
â User-enabled stalling when the microcontroller asserts the CPU Halt flag during debug
Programmable GPIOs (see page 399)
General-purpose input/output (GPIO) pins offer flexibility for a variety of connections. The Stellaris
GPIO module is comprised of nine physical GPIO blocks, each corresponding to an individual GPIO
port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time
Microcontrollers specification) and supports 0-67 programmable input/output pins. The number of
GPIOs available depends on the peripherals being used (see âSignal Tablesâ on page 837 for the
signals available to each GPIO pin).
â Up to 67 GPIOs, depending on configuration
â Highly flexible pin muxing allows use as GPIO or one of several peripheral functions
â 5-V-tolerant in input configuration
48
January 22, 2012
Texas Instruments-Production Data
|
▷ |