SI5380_16 Datasheet, PDF(5/53 Page) Silicon Laboratories – Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

SI5380_16 Datasheet, PDF (5/53 Pages) Silicon Laboratories – Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

◁

Si5380 Rev D Data Sheet

Functional Description

Table 3.1. Example of Possible LTE Clock Frequencies

FIN (MHz)1

LTE Device Clock Frequencies Fout (MHz)2

15.36

19.20

30.72

38.40

61.44

76.80

122.88

153.60

184.32

245.76

307.20

368.64

491.52

614.40

737.28

983.04

1228.80

1474.56

Note:

1. The Si5380 locks to any one of the frequencies listed in the FIN column and generates LTE device clock frequencies.

2. R output dividers allow other frequencies to be generated. These are useful for applications like JESD204B SYSREF clocks.

3.1.2 Si5380 Configuration for JESD204B Clock Generation

The Si5380 can be used as a high performance, fully integrated JEDEC JESD204B jitter cleaner while eliminating the need for discrete

VCXO and loop filter components. The Si5380 supports JESD204B subclass 0 and subclass 1 clocking by providing both device clocks

(DCLK) and system reference clocks (SYSREF). The 12 clock outputs can be independently configured as device clocks or SYSREF

clocks to drive JESD204B converters, FPGAs, or other logic devices. The Si5380 will clock up to four JESD204B targets using four or

more DCLKs and four SYSREF clocks with adjustable delay.Each DCLK is grouped with a SYSREF clock in this configuration.If SYS-

REF clocking is implemented in external logic, then the Si5380 will clock up to 12 JESD204B targets.Not limited to JESD204B applica-

tions, each of the 12 outputs is individually configurable as a high performance output for traditional clocking applications. An example

of a JESD204B frequency configuration is shown in the figure below. In this case, the N dividers determine the device clock frequency

and the R dividers provide the divided SYSREF clock which is used as the lower frequency frame clock. The N divider path also in-

cludes a configurable delay path (ât) for controlling deterministic latency. The example shows a configuration where all the device

clocks are controlled by a single delay path (ât0) while the SYSREF clocks each have their own independent delay paths (ât1 â ât4),

though other combinations are also possible. Delay is programmable in steps of 68 ps in the range of Â±128 steps (Â±8.6 ns). See the

3.5.14 Output Skew Control (Ît0 - Ît4) section for details on skew control. The SYSREF clock is always periodic and can be controlled

(on/off) without glitches by enabling or disabling its output through register writes.

silabs.com | Smart. Connected. Energy-friendly.

Rev. 1.0 | 4

▷