SI5380_16 Datasheet, PDF (33/53 Pages) Silicon Laboratories – Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

Si5380 Rev D Data Sheet
Electrical Specifications
Figure 5.1. I²C Serial Prot Timing Standard and Fast Modes
Table 5.10. SPI Timing Specifications (4-Wire)
Parameter
SCLK Frequency
SCLK Duty Cycle
SCLK Period
Delay Time, SCLK Fall to SDO Active
Delay Time, SCLK Fall to SDO
Delay Time, CSb Rise to SDO Tri-State
Setup Time, CSb to SCLK
Hold Time, SCLK Fall to CSb
Setup Time, SDI to SCLK Rise
Hold Time, SDI to SCLK Rise
Delay Time Between Chip Selects (CSb)
Symbol
Min
Typ
Max
f_SPI
—
—
20
T_DC
40
—
60
T_C
50
—
—
T_D1
—
—
18
T_D2
—
—
15
T_D3
—
—
15
T_SU1
5
—
—
T_H1
5
—
—
T_SU2
5
—
—
T_H2
5
—
—
T_CS
2
—
—
Unit
MHz
%
ns
ns
ns
ns
ns
ns
ns
ns
T_c
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 32