English
Language : 

SI5380_16 Datasheet, PDF (31/53 Pages) Silicon Laboratories – Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380 Rev D Data Sheet
Electrical Specifications
Parameter
Symbol
Test Condition
Min
Typ
Max
Unit
Input-to-Output Delay Variation
tIODELAY
Note 5
—
—
1.8
ns
tZDELAY
Note 6
—
110
—
ps
RMS Phase Jitter 4
JGEN
12 kHz to 20 MHz
—
65
80
fs rms
(measured @ 983.04
MHz)
Phase Noise Performance 4
PN
(122.88 MHz Carrier
Frequency)
10Hz
100 Hz
1 kHz
—
–72
—
dBc/Hz
—
–98
—
dBc/Hz
—
–126
—
dBc/Hz
10 kHz
—
–140
—
dBc/Hz
100 kHz
—
–148
—
dBc/Hz
1 MHz
—
–154
—
dBc/Hz
10 MHz
—
–165
—
dBc/Hz
Spur Performance 4 (122.88
SPUR
Up to 1 MHz offset
—
–103
—
dBc
MHz Carrier Frequency)
From 1 MHz to 30 MHz
—
–95
—
dBc
offset
Notes:
1. Actual loop bandwidth might be lower; refer to ClockBuilder Pro for actual value on your frequency plan.
2. Lock Time can vary significantly depending on several parameters, such as bandwidths, LOL thresholds, etc. For this case, lock
time was measured with nominal and fastlock bandwidths both set to 100 Hz, LOL set/clear thresholds of 3/0.3 ppm respectively,
using IN0 as clock reference by removing the reference and enabling it again, then measuring the delta time between the first
rising edge of the clock reference and the LOL indicator de-assertion.
3. Measured as time from valid VDD/VDDA rails (both >90% of settled voltage) to when the serial interface is ready to respond to
commands.
4. Jitter generation test conditions: fIN = 30.72 MHz, 3.3V LVPECL, DSPLL LBW = 100 Hz. Jitter integrated from 12 kHz to 20 MHz
offset. Does not include jitter from PLL input reference.
5. Measured between a common 2 MHz input and 2 MHz output with different N-dividers on the same unit and a loop bandwidth of
4 kHz. These output frequencies are generated using non-production engineering modes only for test.
6. Delay between reference and feedback input both clocks at 10 MHz and same slew rate. Ref clock rise time must be <200 ps.
These output frequencies are generated using non-production engineering modes only for test.
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 30