|
C8051F850-B-GM Datasheet, PDF (16/290 Pages) Silicon Laboratories – Low-Cost 8-bit MCU Family with up to 8 kB of Flash | |||
|
◁ |
C8051F85x/86x
Table 1.10. Comparators
Parameter
Positive Hysterisis
Mode 3 (CPnMD = 11)
Negative Hysterisis
Mode 3 (CPnMD = 11)
Input Range (CP+ or CPâ)
Input Pin Capacitance
Common-Mode Rejection Ratio
Power Supply Rejection Ratio
Input Offset Voltage
Input Offset Tempco
Symbol
HYSCP+
HYSCP-
VIN
CCP
CMRRCP
PSRRCP
VOFF
TCOFF
Test Condition
CPnHYP = 00
CPnHYP = 01
CPnHYP = 10
CPnHYP = 11
CPnHYN = 00
CPnHYN = 01
CPnHYN = 10
CPnHYN = 11
TA = 25 °C
Min
â
â
â
â
â
â
â
â
-0.25
â
â
â
-10
â
Typ
Max Unit
1.5
â
mV
4
â
mV
8
â
mV
16
â
mV
-1.5
â
mV
â4
â
mV
â8
â
mV
â16
â
mV
â VDD+0.2 V
5
7.5
â
pF
70
â
dB
72
â
dB
0
10
mV
3.5
â
µV/°C
Table 1.11. Port I/O
Parameter
Symbol
Test Condition
Min
Typ
Output High Voltage (High Drive)
VOH
Output Low Voltage (High Drive)
VOL
Output High Voltage (Low Drive)
VOH
Output Low Voltage (Low Drive)
VOL
Input High Voltage
VIH
Input Low Voltage
VIL
Pin Capacitance
CIO
Weak Pull-Up Current
IPU
(VIN = 0 V)
Input Leakage ï
ILK
(Pullups off or Analog)
IOH = â3 mA
IOL = 8.5 mA
IOH = â1 mA
IOL = 1.4 mA
VDD = 3.6
GND < VIN < VDD
VDD â 0.7
â
â
â
VDD â 0.7
â
â
â
VDD â 0.6
â
â
â
â
7
â30
â20
â1
â
Input Leakage Current with VIN
ILK
VDD < VIN < VDD+2.0 V
0
5
above VDD
Max
â
0.6
â
0.6
â
0.6
â
â10
1
150
Unit
V
V
V
V
V
V
pF
µA
µA
µA
16
Preliminary Rev 0.6
|
▷ |