K4C89363AF Datasheet, PDF (50/58 Pages) Samsung semiconductor – 2,097,152-WORDS x 4 BANKS x 36-BITS DOUBLE DATA RATE Network-DRAM

K4C89363AF
Function Description
Network - DRAM
Network - DRAM is an acronym of Double Data Rate Network - DRAM.
Network - DRAM is competent to perform fast random core access, low latency and high-speed data transfer.
Pin Functions
Clock Inputs : CLK & CLK
The CLK and CLK inputs are used as the reference for synchronous operation. CLK is master clock input. The C S, FN and all
address input signals are sampled on the crossing of the positive edge of CLK and the negative edge of CLK . The QS and DQ output
data are aligned to the crossing point of CLK and CLK. The timing reference point for the differential clock is when the CLK and CLK
signals cross during a transition.
Power Down : PD
The PD input controls the entry to the Power Down or Self-Refresh modes. The PD input does not have a Clock Suspend function like
a CKE input of a standard SDRAMs, therefore it is illegal to bring PD pin into low state if any Read or Write operation is being per-
formed.
Chip Select & Function Control : C S & FN
The C S and FN inputs are a control signal for forming the operation commands on Network-DRAM. Each operation mode is decided
by the combination of the two consecutive operation commands using the C S and FN inputs.
Bank Addresses : BA0 & BA1
The BA0 and BA1 inputs are latched at the time of assertion of the RDA or WRA command and are selected the bank to be used for
the operation. BA0 and BA1 also define which mode register is loaded during the Mode Register Set command (MRS or EMRS).
Bank #0
Bank #1
Bank #2
Bank #3
BA0
0
1
0
1
BA1
0
0
1
1
Address Inputs : A0 to A14
A d d r e s s i n p u t s a r e u s e d t o a c c e s s t h e a r b i t r a r y a d d r e s s o f t h e m e m o r y c e l l a r r a y w i t h i n e a c h b a n k . T h e U p p e r A d d r e s s e s w i t h B an k
address are latched at the RDA or WRA command and the Lower Addresses are latched at the LAL command. The A0 to A14 inputs
are also used for setting the data in the Regular or Extended Mode Register set cycle.
K4C89363AF
Upper Address
A0 to A14
Lower Address
A0 to A6
- 50 -
REV. 0.0 Nov. 2002