K4C89363AF Datasheet, PDF (43/58 Pages) Samsung semiconductor – 2,097,152-WORDS x 4 BANKS x 36-BITS DOUBLE DATA RATE Network-DRAM

K4C89363AF
Mode Register Set Timing (CL=4, BL=2)
From Read operation to Mode Register Set operation
CLK
CLK
0
1
2
3
4
5
6
7
8
Command
RDA
LAL
DESL
RDA MRS
9
10
11
12
13
14
15
l_{R C} =7cycles
DESL
RoDrA
LAL
WRA
A14~A0
UA
LA
Valid
(opcode)
UA
LA
BA0, BA1
BA
BA0="0"
BA1="0"
BA
CL + BL/2
Unidirectional DS/QS mode
LDS/UDS
(Input)
LQS/UQS
(Output)
DQ
(Output)
Low
Q0 Q 1
Unidirectional DS/Free Running QS mode
LDS/UDS
(Input)
LQS/UQS
(Output)
DQ
(Output)
Q0 Q 1
Note : Minimum delay from LAL following RDA to RDA of MRS operation is CL+BL/2.
- 43 -
REV. 0.0 Sep. 2002