|
AR0330 Datasheet, PDF (73/77 Pages) ON Semiconductor – CMOS Digital Image Sensor | |||
|
◁ |
AR0330: 1/3-Inch CMOS Digital Image Sensor
Revision History
Revision History
Rev. U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4/13/15
⢠Updated âOrdering Informationâ on page 2
Rev. T . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3/10/15
⢠Updated to ON Template and Legal Disclaimer
⢠Updated Table 5, Pin Descriptions and Table 6, âCSP (HiSPi/MIPI) Package Pinout,â
on page 13 names for consistency on page 13
⢠Added HiSPi voltage information to Figure 6: âPower Up,â on page 15
⢠Updated Table 9, âDC Electrical Definitions and Characteristics (MIPI Mode),â on
page 18
⢠Added Parallel output information and MIPI information to Table 11, âDC Electrical
Definitions and Characteristics (Parallel Mode),â on page 19
⢠Updated Table 12, âStandby Power,â on page 19
⢠Updated Two Wire Serial Interface description for consistency - no change to the part
specification on page 20
⢠Updated HiSPi power names for consistency on pages 24 and 25
⢠Added Table 12, âStandby Power,â on page 19
Rev. R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9/25/13
⢠Updated Table 3, âAvailable Aspect Ratios in the AR0330 Sensor,â on page 7
⢠Updated Table 5, âPin Descriptions,â on page 12
⢠Updated âPower-Up Sequenceâ on page 15
⢠Updated âDual Readout Pathsâ on page 33
⢠Updated âOutput Enable Controlâ on page 36
⢠Updated Figure 30: âGain Stages in AR0330 Sensor,â on page 44
⢠Updated Table 32, âRecommended Sensor Analog Gain Tables,â on page 44
⢠Deleted Table 34, âAvailable Skip and Bin Modes in the AR0330 Sensorâ
⢠Updated Equation 23 on page 52
⢠Updated Table 37, âMinimum Vertical Blanking Configuration,â on page 52
⢠Updated âFrame Readoutâ on page 56
Rev. Q . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3/8/13
⢠Updated master clock range in:
â Figure 2: âTypical Configuration: Serial Four-Lane HiSPi Interface,â on page 8
â Figure 3: âTypical Configuration: Serial MIPI,â on page 9
â Figure 4: âTypical Configuration: Parallel Pixel Data Interface,â on page 10
â Table 5, âPin Descriptions,â on page 12
⢠Updated note for Table 6, âCSP (HiSPi/MIPI) Package Pinout,â on page 13
⢠Updated Table 9, âDC Electrical Definitions and Characteristics (MIPI Mode),â on
page 18
⢠Updated Table 10, âDC Electrical Definitions and Characteristics (HiSPi Mode),â on
page 18
⢠Updated Table 16, âI/O Timing,â on page 22
⢠Updated Figure 19: âPLL for the Parallel Interface,â on page 33
⢠Updated Figure 20: âPLL for the Serial Interface,â on page 34
⢠Updated âSlave Address/Data Direction Byteâ on page 61
AR0330_DS Rev. U Pub. 4/15 EN
73
©Semiconductor Components Industries, LLC,2015.
|
▷ |