English
Language : 

NP8P128A13BSM60E Datasheet, PDF (20/92 Pages) Numonyx B.V – 128-Mbit Parallel Phase Change Memory
Numonyx® Omneo™ P8P Datasheet
Table 7: Command Codes and Descriptions
Code Device Mode
Description
60h
01h
D0h
Lock Set-Up
Lock Block
Unlock Block
2Fh Lock-Down
Protection
C0h Program
Set-Up
Prepares the CUI for lock configuration. If the next command is not Block-Lock, Unlock, or Lock-
Down the CUI sets SR.4 and SR.5 to indicate command sequence error.
If the previous command was Lock Set-Up (60h), the CUI locks the addressed block.
After a Lock Set-Up (60h) command the CUI latches the address and unlocks the addressed
block.
After a Lock Set-Up (60h) command, the CUI latches the address and locks-down the
addressed block.
Prepares the CUI for a protection register program operation. The second cycle latches address,
data, and starts the WSM’s protection register program or lock algorithm. Toggling CE# or OE#
updates the PCM Status Register data. To read array data after programming issue a Read
Array command.
Note: Don’t use unassigned (reserved) commands
6.2
Device Command Bus Cycles
Device operations are initiated by writing specific device commands to the Command
User Interface (CUI). Several commands are used to modify array data including Word
Program and Block Erase commands. Writing either command to the CUI initiates a
sequence of internally-timed functions that culminate in the completion of the
requested task. However, the operation can be aborted by either asserting RST# or by
issuing an appropriate suspend command
Table 8: Command Sequences in x16 Bus Mode
Mode
Read
Program
Erase
Suspend
Command
Read Array/Reset
Read Device Identifiers
Read Query
Read Status Register
Clear Status Register
Program
Bit Alterable Program
Buffered Program(3)
Bit Alterable Buffered
Program(3)
Buffered Program on all 1s
Block Erase
Program/Erase Suspend
Program/Erase Resume
Bus
Cycles
1
≥2
≥2
2
1
2
2
>2
>2
>2
2
1
1
First Bus Cycle
Oper Addr(1)
Data(2)
Write
Write
Write
Write
Write
Write
Write
Write
DnA
DnA
DnA
BA
X
WA
WA
WA
FFh
90h
98h
70h
50h
40h or 10h
42h
E8h
Second Bus Cycle
Oper Addr(1) Data(2)
-
Read
Read
Read
-
Write
Write
Write
-
DBA+IA
DBA+QA
BA
-
WA
PA
WA
-
ID
QD
SRD
-
WD
PD
N-1
Write
WA
EAh
Write
WA
N-1
Write
WA
Write
BA
Write
X
Write
X
DEh
20h
B0h
D0h
Write
WA
Write
BA
-
-
-
-
N-1
D0h
-
-
Datasheet
20
July 2010
316144-07