English
Language : 

M1A3P250-VQ100 Datasheet, PDF (20/210 Pages) Microsemi Corporation – ProASIC3 Flash Family FPGAs with Optional Soft ARM Support
PAD
ProASIC3 Flash Family FPGAs
tPY
tDIN
DQ
Y
DIN
CLK
To Array
tPY = MAX(tPY(R), tPY(F))
tDIN = MAX(tDIN(R), tDIN(F))
I/O Interface
VIH
PAD
Vtrip
Vtrip
VIL
VCC
Y
GND
50%
tPY
(R)
50%
tPY
(F)
DIN
GND
50%
tDIN
(R)
VCC
tDIN
(F)
Figure 2-3 • Input Buffer Timing Model and Delays (Example)
50%
Revision 15
2- 15