|
M1A3P250-VQ100 Datasheet, PDF (12/210 Pages) Microsemi Corporation – ProASIC3 Flash Family FPGAs with Optional Soft ARM Support | |||
|
◁ |
ProASIC3 Flash Family FPGAs
Table 2-9 ⢠Summary of I/O Input Buffer Power (Per Pin) â Default I/O Software Settings
Applicable to Standard Plus I/O Banks
VMV (V)
Static Power
PDC2 (mW) 1
Dynamic Power
PAC9 (µW/MHz) 2
Single-Ended
3.3 V LVTTL / 3.3 V LVCMOS
3.3
â
16.23
3.3 V LVCMOS Wide Range3
3.3
â
16.23
2.5 V LVCMOS
2.5
â
5.14
1.8 V LVCMOS
1.8
â
2.13
1.5 V LVCMOS (JESD8-11)
1.5
â
1.48
3.3 V PCI
3.3
â
18.13
3.3 V PCI-X
3.3
â
18.13
Notes:
1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B
specification.
Table 2-10 ⢠Summary of I/O Input Buffer Power (Per Pin) â Default I/O Software Settings
Applicable to Standard I/O Banks
VMV (V)
Static Power
PDC2 (mW) 1
Dynamic Power
PAC9 (µW/MHz) 2
Single-Ended
3.3 V LVTTL / 3.3 V LVCMOS
3.3
3.3 V LVCMOS Wide Range3
3.3
â
17.24
â
17.24
2.5 V LVCMOS
2.5
â
5.19
1.8 V LVCMOS
1.8
â
2.18
1.5 V LVCMOS (JESD8-11)
1.5
â
1.52
Notes:
1. PDC2 is the static power (where applicable) measured on VMV.
2. PAC9 is the total dynamic power measured on VCC and VMV.
3. All LVCMOS 3.3 V software macros support LVCMOS 3.3 V wide range as specified in the JESD8-B
specification.
Revision 15
2-7
|
▷ |