English
Language : 

PIC18F1XK22 Datasheet, PDF (377/388 Pages) Microchip Technology – 20-Pin Flash Microcontrollers with nanoWatt XLP Technology
PIC18F1XK22/LF1XK22
Device Overview ................................................................... 9
Details on Individual Family Members ........................ 10
Features (28-Pin Devices) .......................................... 11
New Core Features....................................................... 9
Other Special Features ............................................... 10
Device Reset Timers......................................................... 253
Oscillator Start-up Timer (OST) ................................ 253
PLL Lock Time-out.................................................... 253
Power-up Timer (PWRT) .......................................... 253
Time-out Sequence................................................... 253
DEVID1 Register............................................................... 270
DEVID2 Register............................................................... 270
Direct Addressing................................................................ 44
E
ECCPAS Register ............................................................. 125
EECON1 Register ......................................................... 51, 60
Effect on Standard PIC Instructions .................................. 324
Electrical Specifications .................................................... 331
Enhanced Capture/Compare/PWM (ECCP) ..................... 113
Associated Registers ................................................ 133
Enhanced PWM Mode .............................................. 117
Auto-Restart...................................................... 127
Auto-shutdown .................................................. 125
Direction Change in Full-Bridge Output Mode .. 123
Full-Bridge Application ...................................... 121
Full-Bridge Mode .............................................. 121
Half-Bridge Application ..................................... 120
Half-Bridge Application Examples .................... 128
Half-Bridge Mode .............................................. 120
Output Relationships (Active-High and
Active-Low) ............................................... 118
Output Relationships Diagram .......................... 119
Programmable Dead Band Delay ..................... 128
Shoot-through Current ...................................... 128
Start-up Considerations .................................... 124
Outputs and Configuration ........................................ 114
Specifications............................................................ 356
Enhanced Universal Synchronous Asynchronous
Receiver Transmitter (EUSART)............................... 179
Errata .................................................................................... 7
EUSART ........................................................................... 179
Asynchronous Mode ................................................. 181
12-bit Break Transmit and Receive .................. 198
Associated Registers, Receive ......................... 187
Associated Registers, Transmit ........................ 183
Auto-Wake-up on Break ................................... 196
Baud Rate Generator (BRG) ............................ 191
Clock Accuracy ................................................. 188
Receiver............................................................ 184
Setting up 9-bit Mode with Address Detect....... 186
Transmitter........................................................ 181
Baud Rate Generator (BRG)
Associated Registers ........................................ 191
Auto Baud Rate Detect ..................................... 195
Baud Rate Error, Calculating ............................ 191
Baud Rates, Asynchronous Modes .................. 192
Formulas ........................................................... 191
High Baud Rate Select (BRGH Bit) .................. 191
Clock polarity
Synchronous Mode ........................................... 199
Data polarity
Asynchronous Receive ..................................... 184
Asynchronous Transmit .................................... 181
Synchronous Mode ........................................... 199
Interrupts
Asynchronous Receive..................................... 185
Asynchronous Transmit.................................... 181
Synchronous Master Mode............................... 199, 204
Associated Registers, Receive......................... 203
Associated Registers, Transmit................ 201, 204
Reception ......................................................... 201
Transmission .................................................... 199
Synchronous Slave Mode
Associated Registers, Receive......................... 205
Reception ......................................................... 205
Transmission .................................................... 204
Extended Instruction Set
ADDFSR................................................................... 320
ADDULNK ................................................................ 320
and Using MPLAB Tools .......................................... 326
CALLW ..................................................................... 321
Considerations for Use ............................................. 324
MOVSF..................................................................... 321
MOVSS..................................................................... 322
PUSHL...................................................................... 322
SUBFSR ................................................................... 323
SUBULNK................................................................. 323
Syntax....................................................................... 319
F
Fail-Safe Clock Monitor .............................................. 25, 261
Fail-Safe Condition Clearing....................................... 25
Fail-Safe Detection ..................................................... 25
Fail-Safe Operation .................................................... 25
Reset or Wake-up from Sleep .................................... 25
Fast Register Stack ............................................................ 30
Firmware Instructions ....................................................... 277
Flash Program Memory ...................................................... 49
Associated Registers.................................................. 58
Control Registers........................................................ 50
EECON1 and EECON2 ...................................... 50
TABLAT (Table Latch) Register ......................... 52
TBLPTR (Table Pointer) Register....................... 52
Erase Sequence ......................................................... 55
Erasing ....................................................................... 55
Operation During Code-Protect .................................. 58
Reading ...................................................................... 54
Table Pointer
Boundaries Based on Operation ........................ 53
Table Pointer Boundaries ........................................... 52
Table Reads and Table Writes ................................... 49
Write Sequence .......................................................... 56
Writing To ................................................................... 56
Protection Against Spurious Writes .................... 58
Unexpected Termination .................................... 58
Write Verify ......................................................... 58
G
General Call Address Support .......................................... 160
GOTO ............................................................................... 298
H
Hardware Multiplier............................................................. 63
Introduction................................................................. 63
Operation.................................................................... 63
Performance Comparison........................................... 63
I
I/O Ports ............................................................................. 79
I2C
Associated Registers................................................ 177
 2010 Microchip Technology Inc.
Preliminary
DS41365D-page 377