English
Language : 

PIC18F1XK22 Datasheet, PDF (351/388 Pages) Microchip Technology – 20-Pin Flash Microcontrollers with nanoWatt XLP Technology
PIC18F1XK22/LF1XK22
TABLE 25-2: OSCILLATOR PARAMETERS
Standard Operating Conditions (unless otherwise stated)
Operating Temperature -40°C TA +125°C
Param
No.
Sym.
Characteristic
Freq.
Tolerance
Min.
Typ† Max. Units
Conditions
OS08 HFOSC Internal Calibrated HFINTOSC
Frequency(2)
2%
3%
— 16.0 — MHz 0°C  TA  60°C
— 16.0 — MHz 60°C  TA  +85°C
5%
— 16.0 — MHz -40°C  TA  +125°C
OS10* TIOSC ST HFINTOSC
—
—
5
8
s VDD = 2.0V, -40°C to +85°C
Wake-up from Sleep Start-up Time
—
—
5
8
s VDD = 3.0V, -40°C to +85°C
—
—
5
8
s VDD = 5.0V, -40°C to +85°C
*
†
Note 1:
2:
3:
These parameters are characterized but not tested.
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are
not tested.
Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on
characterization data for that particular oscillator type under standard operating conditions with the device executing
code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current
consumption. All devices are tested to operate at “min” values with an external clock applied to the OSC1 pin. When an
external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as
possible. 0.1 F and 0.01 F values in parallel are recommended.
By design.
TABLE 25-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 1.8V TO 5.5V)
Param
No.
Sym.
Characteristic
Min.
Typ†
Max. Units Conditions
F10 FOSC Oscillator Frequency Range
4
—
5
MHz VDD = 1.8-3.0V
4
—
16 MHz VDD = 3.0-5.0V,
-40°C to +85°C
4
—
12 MHz VDD = 3.0-5.0V,
125°C
F11
FSYS On-Chip VCO System Frequency
16
—
20 MHz VDD = 1.8-3.0V
16
—
64 MHz VDD = 3.0-5.0V,
-40°C to +85°C
16
—
48 MHz VDD = 3.0-5.0V,
125°C
F12
trc
PLL Start-up Time (Lock Time)
—
—
2
ms
F13 CLK CLKOUT Stability (Jitter)
-2
—
+2
%
* These parameters are characterized but not tested.
† Data in “Typ” column is at 3V, 25C unless otherwise stated. These parameters are for design guidance
only and are not tested.
 2010 Microchip Technology Inc.
Preliminary
DS41365D-page 351