PIC18F1XK22 Datasheet, PDF(257/388 Page) Microchip Technology – 20-Pin Flash Microcontrollers with nanoWatt XLP Technology

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F1XK22 Datasheet, PDF (257/388 Pages) Microchip Technology – 20-Pin Flash Microcontrollers with nanoWatt XLP Technology

◁

PIC18F1XK22/LF1XK22

TABLE 21-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register

TOSU

TOSH

TOSL

STKPTR

PCLATU

PCLATH

PCL

TBLPTRU

TBLPTRH

TBLPTRL

TABLAT

Address

FFFh

FFEh

FFDh

FFCh

FFBh

FFAh

FF9h

FF8h

FF7h

FF6h

FF5h

Power-on Reset,

Brown-out Reset

---0 0000

0000 0000

0000 0000

00-0 0000

---0 0000

0000 0000

0000 0000

---0 0000

0000 0000

0000 0000

0000 0000

MCLR Resets,

WDT Reset,

RESET Instruction,

Stack Resets

---0 0000

0000 0000

0000 0000

uu-0 0000

---0 0000

0000 0000

0000 0000

---0 0000

0000 0000

0000 0000

0000 0000

Wake-up via WDT

or Interrupt

---0 uuuu(3)

uuuu uuuu(3)

uuuu uuuu(3)

uu-u uuuu(3)

---u uuuu

uuuu uuuu

PC + 2(2)

---u uuuu

uuuu uuuu

uuuu uuuu

uuuu uuuu

PRODH

PRODL

INTCON

INTCON2

INTCON3

INDF0

POSTINC0

POSTDEC0

FF4h

FF3h

FF2h

FF1h

FF0h

FEFh

FEEh

FEDh

xxxx xxxx

xxxx xxxx

0000 000x

1111 -1-1

11-0 0-00

N/A

N/A

N/A

uuuu uuuu

uuuu uuuu

0000 000u

1111 -1-1

11-0 0-00

N/A

N/A

N/A

uuuu uuuu

uuuu uuuu

uuuu uuuu(1)

uuuu -u-u(1)

uu-u u-uu(1)

N/A

N/A

N/A

PREINC0

PLUSW0

FSR0H

FSR0L

FECh

FEBh

FEAh

FE9h

N/A

N/A

---- 0000

xxxx xxxx

N/A

N/A

---- 0000

uuuu uuuu

N/A

N/A

---- uuuu

uuuu uuuu

WREG

INDF1

POSTINC1

POSTDEC1

FE8h

FE7h

FE6h

FE5h

xxxx xxxx

N/A

N/A

N/A

uuuu uuuu

N/A

N/A

N/A

uuuu uuuu

N/A

N/A

N/A

PREINC1

FE4h

N/A

N/A

N/A

PLUSW1

FE3h

N/A

N/A

N/A

Legend:

Note 1:

2:

3:

4:

u = unchanged, x = unknown, - = unimplemented bit, read as â0â, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt

vector (0008h or 0018h).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are

updated with the current value of the PC. The STKPTR is modified to point to the next location in the hard-

ware stack.

See Table 21-3 for Reset value for specific condition.

ï£ 2010 Microchip Technology Inc.

Preliminary

DS41365D-page 257

▷