XP2 Datasheet, PDF (80/92 Pages) Lattice Semiconductor – LatticeXP2 Family Data Sheet

Lattice Semiconductor
Pinout Information
LatticeXP2 Family Data Sheet
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin
PICs Associated with
DQS Strobe
PIO Within PIC
DDR Strobe (DQS) and
Data (DQ) Pins
For Left and Right Edges of the Device
P[Edge] [n-4]
A
DQ
B
DQ
P[Edge] [n-3]
A
DQ
B
DQ
P[Edge] [n-2]
A
DQ
B
DQ
P[Edge] [n-1]
A
DQ
B
DQ
P[Edge] [n]
A
[Edge]DQSn
B
DQ
P[Edge] [n+1]
A
DQ
B
DQ
P[Edge] [n+2]
A
DQ
B
DQ
P[Edge] [n+3]
A
DQ
B
DQ
For Top and Bottom Edges of the Device
P[Edge] [n-4]
A
DQ
B
DQ
P[Edge] [n-3]
A
DQ
B
DQ
P[Edge] [n-2]
A
DQ
B
DQ
P[Edge] [n-1]
A
DQ
B
DQ
P[Edge] [n]
A
[Edge]DQSn
B
DQ
P[Edge] [n+1]
A
DQ
B
DQ
P[Edge] [n+2]
A
DQ
B
DQ
P[Edge] [n+3]
A
DQ
B
DQ
P[Edge] [n+4]
A
DQ
B
DQ
Notes:
1. “n” is a row PIC number.
2. The DDR interface is designed for memories that support one DQS strobe up to 16 bits
of data for the left and right edges and up to 18 bits of data for the top and bottom
edges. In some packages, all the potential DDR data (DQ) pins may not be available.
PIC numbering definitions are provided in the “Signal Names” column of the Signal
Descriptions table.
4-3