MB86831 Datasheet, PDF (74/82 Pages) Fujitsu Component Limited. – 32-bit Embedded Controller

MB86830 Series
• Register explanation
Internal Clock Control/Status Register (ICCS)
bit→ 31
Reserved
76
432
0
CLKST CE CLKSEL
bit 31 to bit 7
bit 6 to bit 4
:Reserved [“0”Write, Don’t care for read]
:CLKST (Internal Clock Status)(An initial value is a set point of external terminal CLKSEL2,
CLKSEL1, and CLKSEL0. )
Can know the multiplication rate that CPU works by the bit which shows Internal Clock.
CLKST
Internal Clock
100
×1
101
×2
110
×3
111
×4
011
×5
010
001
Reserved
bit 3
bit 2 to bit 0
000
:CE (Internal Clock Change Enable)(Initial value “0”)
Internal Clock change inable bit.Internal Clock is changed according to the CLKSEL bit according
to this value at sleep mode (low power consumption mode).
1: Internal Clock is changed by the CLKSEL bit.
0: No change Internal Clock.
It is necessary to set “1” in this bit to change Internal Clock before sleep mode (low power con-
sumption mode) is set.
:CLKSEL (Internal Clock Select)
Internal Clock specification bit.
20. General-purpose 16-bit Timer (MB86836)
(1) Prescaler0 (PRS0)
CS3# = L, Address<9:2> = 0x0c
bit→ 31
16 15 14 13 11 10 8 7
0
Reserved
EX Test Reserved Select
Prescale Value
bit 31 to bit 16
bit 15
bit 14
bit 13 to bit 11
bit 10 to bit 8
bit 7 to bit 0
:Reserved [“0”Write, Don’t care for read]
:External Clock [“0”Write]
Support to only internal clock mode
:Test [“0”Write]
:Reserved [“0”Write, Don’t care for read]
:Select (RST = 000)
:Prescale Value (RST = 01)
74