MC908AZ32ACFUE Datasheet, PDF (274/324 Pages) Freescale Semiconductor, Inc – Microcontrollers

MSCAN Controller (MSCAN08)
MSCAN08 bus activity can wake the MCU from CPU Stop/MSCAN08 power-down mode. However, until
the oscillator starts up and synchronisation is achieved the MSCAN08 will not respond to incoming data.
24.8.4 CPU Wait Mode
The MSCAN08 module remains active during CPU wait mode. The MSCAN08 will stay synchronized to
the CAN bus and generates transmit, receive, and error interrupts to the CPU, if enabled. Any such
interrupt will bring the MCU out of wait mode.
24.8.5 Programmable Wakeup Function
The MSCAN08 can be programmed to apply a low-pass filter function to the RxCAN input line while in
internal sleep mode (see information on control bit WUPM in 24.13.2 MSCAN08 Module Control Register
1). This feature can be used to protect the MSCAN08 from wake-up due to short glitches on the CAN bus
lines. Such glitches can result from electromagnetic inference within noisy environments.
24.9 Timer Link
The MSCAN08 will generate a timer signal whenever a valid frame has been received. Because the CAN
specification defines a frame to be valid if no errors occurred before the EOF field has been transmitted
successfully, the timer signal will be generated right after the EOF. A pulse of one bit time is generated.
As the MSCAN08 receiver engine also receives the frames being sent by itself, a timer signal also will be
generated after a successful transmission.
The previously described timer signal can be routed into the on-chip timer interface module (TIM).This
signal is connected to the timer n channel m input⁽¹⁾ under the control of the timer link enable (TLNKEN)
bit in the CMCR0.
After timer n has been programmed to capture rising edge events, it can be used under software control
to generate 16-bit time stamps which can be stored with the received message.
24.10 Clock System
Figure 24-7 shows the structure of the MSCAN08 clock generation circuitry and its interaction with the
clock generation module (CGM). With this flexible clocking scheme the MSCAN08 is able to handle CAN
bus rates ranging from 10 kbps up to 1 Mbps.
The clock source bit (CLKSRC) in the MSCAN08 module control register (CMCR1) (see 24.13.1
MSCAN08 Module Control Register 0) defines whether the MSCAN08 is connected to the output of the
crystal oscillator or to the PLL output.
The clock source has to be chosen such that the tight oscillator tolerance requirements (up to 0.4%) of
the CAN protocol are met.
NOTE
If the system clock is generated from a PLL, it is recommended to select the
crystal clock source rather than the system clock source due to jitter
considerations, especially at faster CAN bus rates.
1. The timer channel being used for the timer link is integration dependent.
MC68HC908AZ32A Data Sheet, Rev. 2
274
Freescale Semiconductor