AMG-XB404 Datasheet, PDF (25/73 Pages) alpha microelectronics gmbh – Fully Integrated Single Motor Controller for Electrical Motors

AMG-XB404
Fully Integrated Single Motor Controller for Electrical Motors
When the DMCE is disabled the on-chip bus has read and write access to the program memory for
debugging purposes.
Code Description
0 No valid command, zero indicates finished command on register reads
1 Load command ROM value to data registers D0, D1, D2
2 Load data registers D0, D1, D2 to DMCE command ROM
3 Load data registers D0, D1, D2, D3 to DMCE data register
4 Load register value to data registers D0, D1, D2, D3
5 Load PWM cycle counter¹ to data registers D0, D1, D2, D3
6 Load program counter to data register D0, D1
7 Load MCPU idle indicator to LSB of data register D0
Table 11: DMCE command register codes
Normally, program memory and register file information are stored in the EEPROM and loaded into
the respective memory by the MCU.
RDY
PWM cycle N
IDLE
REG
register value
may change
Figure 13: Idle indicator
register value
remains stable
PWM cycle N+1
The idle indicator is used when monitoring register and is reset by the ready flag. While the idle
flag is 1, register values remain stable (see figure 13). Therefore, it is guaranteed that only register
values of a single PWM cycle are read at a time.
1 Number of PWM cycles since reset
AMG-XB404
Revision: A
2. Nov. 2012
© All rights reserved
Page 25 of 73