English
Language : 

AK8857VQ Datasheet, PDF (74/105 Pages) Asahi Kasei Microsystems – Dual Channel Digital Video Decoder
[AK8857VQ]
9. Register settings overview
Input Channel Select Register (R/W) [Sub Address 0x00]
Input signal channel selection and clock mode selection register.
Sub Address 0x00
bit 7
bit 6
P1DRV1 P1DRV0
Default Value
0
0
bit 5
REGSEL
0
bit 4
AINSEL4
0
bit 3
AINSEL3
0
bit 2
AINSEL2
0
Default Value: 0x00
Bit 1
bit 0
AINSEL1 AINSEL0
0
0
Input Channel Select Register Definition
Register
Bit
Name
R/W
Definition
bit 0 AINSEL0
~
~
bit 4 AINSEL4
Analog Input
Select
R/W
A block and B lock output video signal selection :
[AINSEL4: AINSEL0]
[00000]: [A]: AIN1(CVBS), [B]: AIN4(CVBS)
[00001]: [A]: AIN1(CVBS), [B]: AIN3(CVBS)
[00010]: [A]: AIN1(CVBS), [B]: AIN2(CVBS)
[00011]: [A]: AIN1(CVBS), [B]: AIN1(CVBS) (*2)
[00100]: [A]: AIN1(CVBS), [B]: Non-decode(*1)
[00101]: [A]: AIN2(CVBS), [B]: AIN4(CVBS)
[00110]: [A]: AIN2(CVBS), [B]: AIN3(CVBS)
[00111]: [A]: AIN2(CVBS), [B]: AIN2(CVBS) (*2)
[01000]: [A]: AIN2(CVBS), [B]: AIN1(CVBS)
[01001]: [A]: AIN2(CVBS), [B]: Non-decode (*1)
[01010]: [A]: AIN3(CVBS), [B]: AIN4(CVBS)
[01011]: [A]: AIN3(CVBS), [B]: AIN3(CVBS) (*2)
[01100]: [A]: AIN3(CVBS), [B]: AIN2(CVBS)
[01101]: [A]: AIN3(CVBS), [B]: AIN1(CVBS)
[01110]: [A]: AIN3(CVBS), [B]: Non-decode (*1)
[01111]: [A]: AIN4(CVBS), [B]: AIN4(CVBS) (*2)
[10000]: [A]: AIN4(CVBS), [B]: AIN3(CVBS)
[10001]: [A]: AIN4(CVBS), [B]: AIN2(CVBS)
[10010]: [A]: AIN4(CVBS), [B]: AIN1(CVBS)
[10011]: [A]: AIN4(CVBS), [B]: Non-decode (*1)
[10100]: [A]: Non-decode, [B]: AIN4(CVBS) (*1)
[10101]: [A]: Non-decode, [B]: AIN3(CVBS) (*1)
[10110]: [A]: Non-decode, [B]: AIN2(CVBS) (*1)
[10111]: [A]: Non-decode, [B]: AIN1(CVBS) (*1)
[11000]: [A]: AIN1(Y) / AIN3(C), [B]: Non-decode (*1, *2)
[11001]: [A]: AIN1(Y) / AIN3(C), [B]: AIN1(Y) / AIN3(C) (*1, *2)
[11010]: [A]: AIN2(Y) / AIN4(C), [B]: Non-decode (*1, *2)
[11011]: [A]: AIN2(Y) / AIN4(C), [B]: AIN2(Y) / AIN4(C) (*1, *2)
[11100]: [A]: Non-decode, [B]: AIN1(Y) / AIN3(C) (*1, *2)
[11101]: [A]: Non-decode, [B]: AIN2(Y) / AIN4(C) (*1, *2)
MS1189-E-01
-74-
2010/12