English
Language : 

AK8857VQ Datasheet, PDF (18/105 Pages) Asahi Kasei Microsystems – Dual Channel Digital Video Decoder
[AK8857VQ]
6. Functional description
Analog interface
The AK8857 accepts composite video signal (CVBS), S-video input with 4 input pins available for
this purpose.
The decode signal is selected via the register (AINSEL[4:0]).
The AK8857 can decode 2ch of anolog video signal at the same time during composite video signal
input. The digital output data is output to A block and B block output block. It is possible to switch the
digital output data between A block and B block output block. It also possible to select one of digital
output data to be output at A block and B block output at the same time.
Definition
Analog Input Select
A block and B block output video signal selection :
[AINSEL4: AINSEL0]
[00000]: [A]: AIN1 (CVBS), [B]: AIN4(CVBS)
[00001]: [A]: AIN1 (CVBS), [B]: AIN3(CVBS)
[00010]: [A]: AIN1 (CVBS), [B]: AIN2(CVBS)
[00011]: [A]: AIN1 (CVBS), [B]: AIN1(CVBS)
[00100]: [A]: AIN1 (CVBS), [B]: Non-decode
[00101]: [A]: AIN2 (CVBS), [B]: AIN4(CVBS)
[00110]: [A]: AIN2 (CVBS), [B]: AIN3(CVBS)
[00111]: [A]: AIN2 (CVBS), [B]: AIN2(CVBS)
[01000]: [A]: AIN2 (CVBS), [B]: AIN1(CVBS)
[01001]: [A]: AIN2 (CVBS), [B]: Non-decode
[01010]: [A]: AIN3 (CVBS), [B]: AIN4(CVBS)
[01011]: [A]: AIN3 (CVBS), [B]: AIN3(CVBS)
[01100]: [A]: AIN3 (CVBS), [B]: AIN2(CVBS)
[01101]: [A]: AIN3 (CVBS), [B]: AIN1(CVBS)
[01110]: [A]: AIN3 (CVBS), [B]: Non-decode
[01111]: [A]: AIN4 (CVBS), [B]: AIN4(CVBS)
[10000]: [A]: AIN4(CVBS), [B]: AIN3(CVBS)
[10001]: [A]: AIN4 (CVBS), [B]: AIN2(CVBS)
[10010]: [A]: AIN4 (CVBS), [B]: AIN1(CVBS)
[10011]: [A]: AIN4 (CVBS), [B]: Non-decode
[10100]: [A]: Non-decode, [B]: AIN4 (CVBS)
[10101]: [A]: Non-decode, [B]: AIN3(CVBS)
[10110]: [A]: Non-decode, [B]: AIN2(CVBS)
[10111]: [A]: Non-decode, [B]: AIN1(CVBS)
[11000]: [A]: AIN1(Y) / AIN3(C), [B]: Non-decode
[11001]: [A]: AIN1(Y) / AIN3(C), [B]: AIN1(Y) / AIN3(C)
[11010]: [A]: AIN2(Y) / AIN4(C), [B]: Non-decode
[11011]: [A]: AIN2(Y) / AIN4(C), [B]: AIN2(Y) / AIN4(C)
[11100]: [A]: Non-decode, [B]: AIN1(Y) / AIN3(C)
[11101]: [A]: Non-decode, [B]: AIN2(Y) / AIN4(C)
The output block change to power-save mode when [Non-decode] is selected and digital circuit
operational is stoped. This will low down the internal power consumption.
The data output is low during this state.
Available pin : DATA_A[7:0], HD_ACT_A, VD_ACT_A, DVALID_A, FIELD_A, DATA_B[7:0],
HD_ACT_B, VD_ACT_B, DVALID_B, FIELD_B, NSIG_A, NSIG_B pins.
Note: Output control via pins OE_A, OE_B, PDN, and RSTN takes priority, regardless of the above
settings.
MS1189-E-01
-18-
2010/12