English
Language : 

AK4497 Datasheet, PDF (7/98 Pages) Asahi Kasei Microsystems – Quality Oriented 32-Bit 2ch DAC
[AK4497]
No.
19
20
21
22
23
24-26
Pin Name
TDM0
DCLK
TDM1
DCHAIN
INVR
TESTE
VREFHR
I/O
Function
I TDM Mode select pin in Parallel control mode.
I DSD clock Pin in DSD Mode (DSDPATH bit = “0”)
I TDM Mode select pin in Parallel control mode.
I Daisy Chain Mode select pin in Parallel control mode.
I Rch output data invert enable pin in Parallel control mode.
I Testmode Enable pin. (Internal pull-down pin)
I Rch High Level Voltage Reference Input Pin
27-29 VREFLR I Rch Low Level Voltage Reference Input Pin
30 VCMR
Right channel Common Voltage Pin,
I Normally connected to VREFLR with a 10uF electrolytic cap.
31,32 AOUTRN O Rch Negative Analog Output Pin
33,34 AOUTRP O Rch Positive Analog Output Pin
35-37 VDDR
- Rch Analog Power Supply Pin
38-40 VSSR
- Analog Ground Pin
41-43 VSSL
44-46 VDDL
- Analog Ground Pin
- Lch Analog Power Supply Pin .
47,48 AOUTLP
49,50 AOUTLN
51 VCML
52-54 VREFLL
O Lch Positive Analog Output Pin
O Lch Negative Analog Output Pin
-
Left channel Common Voltage Pin
Normally connected to VREFLL with a 10uF electrolytic cap.
I Lch Low Level Voltage Reference Input Pin
55-57 VREFHL I Lch High Level Voltage Reference Input Pin
58 EXTR
External Resistor Connect Pin
I Rext=33kΩ(±1%) toAVSS
59 AVDD
-
(LDOE pin = “H”)
Analog Power Supply Pin, 3.0  3.6V
- (LDOE pin = “L”)
Analog Power Supply Pin, 1.7  3.6V
60 AVSS
- Analog Ground Pin
61 MCLK
62 DVDD
I Master Clock Input Pin
(LDOE pin = “H”)
O LDO Output Pin,
This pin should be connected to DVSS with 1.0µF.
-
(LDOE pin = “L”)
Digital Power Supply Pin, 1.7  1.98V
63 DVSS
- Digital Ground Pin
64 TVDD
-
(LDOE pin = “H”)
Digital Power Supply Pin, 3.0  3.6V
-
(LDOE pin = “L”)
Digital Power Supply Pin, 1.7  3.6V
Note 1. All input pins except internal pull-up/down pins must not be left floating.
Note 2. The AK4497 must be reset by PDN pin after changing Parallel/Serial mode by the PSN pin.
Note 3. PCM mode, DSD mode and EXDF mode are controlled by register settings.
Rev. 0.1
2015/11
-7-