LM3S1621 Datasheet, PDF(914/947 Page) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LM3S1621 Datasheet, PDF (914/947 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

◁

Register Quick Reference

31

30

29

28

27

26

25

24

23

22

21

20

19

18

17

16

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

MISC, type R/W1C, offset 0x058, reset 0x0000.0000 (see page 206)

RESC, type R/W, offset 0x05C, reset - (see page 208)

MOSCPUPMIS

RCC, type R/W, offset 0x060, reset 0x0780.3AD1 (see page 210)

ACG

PWRDN

BYPASS

PLLCFG, type RO, offset 0x064, reset - (see page 214)

SYSDIV

XTAL

PLLLMIS

BORMIS

MOSCFAIL

WDT1

SW

WDT0

BOR

POR

EXT

USESYSDIV

OSCSRC

IOSCDIS MOSCDIS

F

R

GPIOHBCTL, type R/W, offset 0x06C, reset 0x0000.0000 (see page 215)

RCC2, type R/W, offset 0x070, reset 0x07C0.6810 (see page 217)

USERCC2 DIV400

SYSDIV2

PWRDN2

BYPASS2

MOSCCTL, type R/W, offset 0x07C, reset 0x0000.0000 (see page 220)

PORTJ PORTH PORTG PORTF PORTE PORTD PORTC PORTB PORTA

SYSDIV2LSB

OSCSRC2

CVAL

DSLPCLKCFG, type R/W, offset 0x144, reset 0x0780.0000 (see page 221)

DSDIVORIDE

DSOSCSRC

PIOSCCAL, type R/W, offset 0x150, reset 0x0000.0000 (see page 223)

UTEN

CAL UPDATE

UT

PIOSCSTAT, type RO, offset 0x154, reset 0x0000.0040 (see page 225)

DT

RESULT

CT

DID1, type RO, offset 0x004, reset - (see page 226)

VER

FAM

PARTNO

PINCOUNT

TEMP

PKG

ROHS

QUAL

DC0, type RO, offset 0x008, reset 0x007F.003F (see page 228)

SRAMSZ

FLASHSZ

DC1, type RO, offset 0x010, reset - (see page 229)

WDT1

ADC0

MINSYSDIV

MAXADC0SPD

MPU

HIB TEMPSNS PLL

WDT0 SWO

SWD

JTAG

DC2, type RO, offset 0x014, reset 0x430F.5037 (see page 231)

EPI0

COMP1 COMP0

TIMER3 TIMER2 TIMER1 TIMER0

I2C1

I2C0

SSI1

SSI0

UART2 UART1 UART0

DC3, type RO, offset 0x018, reset 0xBFFF.0FC0 (see page 233)

32KHZ

CCP5

CCP4

CCP3

CCP2

CCP1

CCP0 ADC0AIN7 ADC0AIN6 ADC0AIN5 ADC0AIN4 ADC0AIN3 ADC0AIN2 ADC0AIN1 ADC0AIN0

C1O C1PLUS C1MINUS C0O C0PLUS C0MINUS

DC4, type RO, offset 0x01C, reset 0x0004.F1FF (see page 235)

PICAL

CCP7 CCP6 UDMA ROM

GPIOJ GPIOH GPIOG GPIOF GPIOE GPIOD GPIOC GPIOB GPIOA

DC5, type RO, offset 0x020, reset 0x0000.0000 (see page 237)

914

January 21, 2012

Texas Instruments-Production Data

▷