LM3S1621 Datasheet, PDF(864/947 Page) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LM3S1621 Datasheet, PDF (864/947 Pages) Texas Instruments – ARM and Thumb are registered trademarks and Cortex is a trademark

◁

Signal Tables

Table 19-7. Signals by Pin Number (continued)

Pin Number

Pin Name

Pin Type Buffer Typea Description

PC6

I/O

TTL

GPIO port C bit 6.

CCP0

I/O

TTL

Capture/Compare/PWM 0.

M2

CCP3

I/O

TTL

Capture/Compare/PWM 3.

EPI0S4

I/O

TTL

EPI module 0 signal 4.

U1Rx

I

TTL

UART module 1 receive. When in IrDA mode, this signal has IrDA

modulation.

PA1

I2C1SDA

I/O

TTL

GPIO port A bit 1.

I/O

OD

I2C module 1 data.

M3

U0Tx

O

TTL

UART module 0 transmit. When in IrDA mode, this signal has IrDA

modulation.

U1Tx

O

TTL

UART module 1 transmit. When in IrDA mode, this signal has IrDA

modulation.

PA2

I/O

TTL

GPIO port A bit 2.

M4

SSI0Clk

I/O

TTL

SSI module 0 clock.

PA5

I/O

TTL

GPIO port A bit 5.

M5

SSI0Tx

O

TTL

SSI module 0 transmit.

PA7

I/O

TTL

GPIO port A bit 7.

CCP3

I/O

TTL

Capture/Compare/PWM 3.

M6

CCP4

I/O

TTL

Capture/Compare/PWM 4.

I2C1SDA

I/O

OD

I2C module 1 data.

U1DCD

I

TTL

UART module 1 Data Carrier Detect modem status input signal.

PG5

I/O

TTL

GPIO port G bit 5.

M7

CCP5

I/O

TTL

Capture/Compare/PWM 5.

U1DTR

O

TTL

UART module 1 Data Terminal Ready modem status input signal.

PF6

I/O

TTL

GPIO port F bit 6.

M8

CCP1

I/O

TTL

Capture/Compare/PWM 1.

U1RTS

O

TTL

UART module 1 Request to Send modem flow control output line.

PF0

I/O

TTL

GPIO port F bit 0.

M9

U1DSR

I

TTL

UART module 1 Data Set Ready modem output control line.

M10

WAKE

I

TTL

An external input that brings the processor out of Hibernate mode

when asserted.

M11

OSC1

O

Analog Main oscillator crystal output. Leave unconnected when using a

single-ended clock source.

M12

HIB

O

OD

An output that indicates the processor is in Hibernate mode.

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-8. Signals by Signal Name

Pin Name

AIN0

AIN1

AIN2

AIN3

Pin Number Pin Mux / Pin

Assignment

B1

PE7

A1

PE6

B3

PE5

B2

PE4

Pin Type

I

I

I

I

Buffer Typea Description

Analog

Analog

Analog

Analog

Analog-to-digital converter input 0.

Analog-to-digital converter input 1.

Analog-to-digital converter input 2.

Analog-to-digital converter input 3.

864

January 21, 2012

Texas Instruments-Production Data

▷