TLK2226_09 Datasheet, PDF (38/52 Pages) Texas Instruments – 6 PORT GIGABIT ETHERNET TRANSCEIVER

TLK2226
SLLS689D – JANUARY 2006 – REVISED DECEMBER 2006
www.ti.com
Table 32. (Vendor Specific) PRBS Low Speed Test Counter (0x1F) Bit Definitions
Bit(s)
Default Value
31.15:0 16B’1111_1111_
1111_1101
Name
PRBS Low
Speed Test
Counter
Description
Read/Write
This counter reflects errors for low speed PRBS test pattern
(100Base-FX). Counter increments by one for each
received character that has error. This counter saturates at
16’hffff. When read, it resets to zero and continues to count.
Read Only
JTAG Interface
The TLK2226 provides the full five pin JTAG interface as defined in IEEE 1149.1 to support manufacturing test.
SOFTWARE PROCEDURES
The following are per channel sequences.
• 1000Base-X Transceiver Mode (PCS On/CTC on)
1. write 0x8000 to location 0x00
2. verify actual speed detected bit (28.14). If wrong, manually provision.
3. poll bit 2 set at location 0x01 (link status)
4. channel is carrying traffic
• 1000Base-X Transceiver Mode (PCS On/CTC Off)
1. write 0x8000 to location 0x00
2. write 0x1027 to location 0x10
3. verify actual speed detected bit (28.14). If wrong, manually provision.
4. poll bit 2 set at location 0x01 (link status)
5. channel is carrying traffic
• 1000Base-X Transceiver Mode (PCS Off)
1. write 0x8000 to location 0x00
2. write 0x0027 to location 0x10
3. verify actual speed detected bit (28.14). If wrong, manually provision.
4. poll bit 2 set at location 0x01 (link status)
5. channel is carrying traffic
• 100Base-FX Transceiver Mode
1. write 0x8000 to location 0x00
2. verify actual speed detected bit (28.14). If wrong, manually provision.
3. poll bit 2 set at location 0x01 (link status)
4. channel is carrying traffic
• 1000Base-X Port Swap (PCS On/CTC On)
1. write 0x8000 to location 0x00
2. write 0x3827 to location 0x10
3. verify actual speed detected bit (28.14). If wrong, manually provision
4. poll bit 2 set at location 0x01 (link status)
5. channel is carrying traffic
• 1000Base-X Port Swap (PCS On/CTC Off)
1. write 0x8000 to location 0x00
2. write 0x1827 to location 0x10
3. verify actual speed detected bit (28.14). If wrong, manually provision.
4. poll bit 2 set at location 0x01 (link status)
5. channel is carrying traffic
• 1000Base-X Port Swap (PCS Off)
1. write 0x8000 to location 0x00
38
Submit Documentation Feedback