TLK2226_09 Datasheet, PDF (33/52 Pages) Texas Instruments – 6 PORT GIGABIT ETHERNET TRANSCEIVER

TLK2226
www.ti.com
SLLS689D – JANUARY 2006 – REVISED DECEMBER 2006
Table 17. (Vendor Specific) CH Control Register 0 (0x10) Bit Definitions (continued)
Bit(s) Default Value
Name
16.1:0 2B’00
Preemp
Description
When set to logic 0 the byte boundary of the received data stream is
ignored.
Logically AND'd with the SYNCEN pin.
Pre-emphasis control
2B’00 = no Pre-emphasis (default)
2B’01 = low Pre-emphasis
2B’10 = medium Pre-emphasis
2B’11 = high Pre-emphasis
Read/Write
Read/Write
Submit Documentation Feedback
33