LM3S5D56 Datasheet, PDF (35/1146 Pages) Texas Instruments – Stellaris® LM3S5D56 Microcontroller

Stellaris^® LM3S5D56 Microcontroller
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
Register 30:
Register 31:
Register 32:
Register 33:
Register 34:
Register 35:
Register 36:
Register 37:
Register 38:
Register 39:
Register 40:
Register 41:
Register 42:
Register 43:
Register 44:
Register 45:
Register 46:
Register 47:
Register 48:
Register 49:
Register 50:
Register 51:
Register 52:
Register 53:
Register 54:
Register 55:
Register 56:
Register 57:
Register 58:
Register 59:
Register 60:
Register 61:
Register 62:
Register 63:
Register 64:
Register 65:
Register 66:
Register 67:
Register 68:
Register 69:
PWM2 Interrupt Status and Clear (PWM2ISC), offset 0x0CC ............................................ 997
PWM0 Load (PWM0LOAD), offset 0x050 ........................................................................ 999
PWM1 Load (PWM1LOAD), offset 0x090 ........................................................................ 999
PWM2 Load (PWM2LOAD), offset 0x0D0 ....................................................................... 999
PWM0 Counter (PWM0COUNT), offset 0x054 ............................................................... 1000
PWM1 Counter (PWM1COUNT), offset 0x094 ............................................................... 1000
PWM2 Counter (PWM2COUNT), offset 0x0D4 .............................................................. 1000
PWM0 Compare A (PWM0CMPA), offset 0x058 ............................................................ 1001
PWM1 Compare A (PWM1CMPA), offset 0x098 ............................................................ 1001
PWM2 Compare A (PWM2CMPA), offset 0x0D8 ............................................................ 1001
PWM0 Compare B (PWM0CMPB), offset 0x05C ............................................................ 1002
PWM1 Compare B (PWM1CMPB), offset 0x09C ............................................................ 1002
PWM2 Compare B (PWM2CMPB), offset 0x0DC ........................................................... 1002
PWM0 Generator A Control (PWM0GENA), offset 0x060 ............................................... 1003
PWM1 Generator A Control (PWM1GENA), offset 0x0A0 ............................................... 1003
PWM2 Generator A Control (PWM2GENA), offset 0x0E0 ............................................... 1003
PWM0 Generator B Control (PWM0GENB), offset 0x064 ............................................... 1006
PWM1 Generator B Control (PWM1GENB), offset 0x0A4 ............................................... 1006
PWM2 Generator B Control (PWM2GENB), offset 0x0E4 ............................................... 1006
PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ............................................... 1009
PWM1 Dead-Band Control (PWM1DBCTL), offset 0x0A8 ............................................... 1009
PWM2 Dead-Band Control (PWM2DBCTL), offset 0x0E8 ............................................... 1009
PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C ............................ 1010
PWM1 Dead-Band Rising-Edge Delay (PWM1DBRISE), offset 0x0AC ............................ 1010
PWM2 Dead-Band Rising-Edge Delay (PWM2DBRISE), offset 0x0EC ............................ 1010
PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 ............................ 1011
PWM1 Dead-Band Falling-Edge-Delay (PWM1DBFALL), offset 0x0B0 ............................ 1011
PWM2 Dead-Band Falling-Edge-Delay (PWM2DBFALL), offset 0x0F0 ............................ 1011
PWM0 Fault Source 0 (PWM0FLTSRC0), offset 0x074 .................................................. 1012
PWM1 Fault Source 0 (PWM1FLTSRC0), offset 0x0B4 .................................................. 1012
PWM2 Fault Source 0 (PWM2FLTSRC0), offset 0x0F4 .................................................. 1012
PWM0 Fault Source 1 (PWM0FLTSRC1), offset 0x078 .................................................. 1014
PWM1 Fault Source 1 (PWM1FLTSRC1), offset 0x0B8 .................................................. 1014
PWM2 Fault Source 1 (PWM2FLTSRC1), offset 0x0F8 .................................................. 1014
PWM0 Minimum Fault Period (PWM0MINFLTPER), offset 0x07C ................................... 1017
PWM1 Minimum Fault Period (PWM1MINFLTPER), offset 0x0BC ................................... 1017
PWM2 Minimum Fault Period (PWM2MINFLTPER), offset 0x0FC ................................... 1017
PWM0 Fault Pin Logic Sense (PWM0FLTSEN), offset 0x800 .......................................... 1018
PWM1 Fault Pin Logic Sense (PWM1FLTSEN), offset 0x880 .......................................... 1018
PWM2 Fault Pin Logic Sense (PWM2FLTSEN), offset 0x900 .......................................... 1018
PWM3 Fault Pin Logic Sense (PWM3FLTSEN), offset 0x980 .......................................... 1018
PWM0 Fault Status 0 (PWM0FLTSTAT0), offset 0x804 ................................................... 1019
PWM1 Fault Status 0 (PWM1FLTSTAT0), offset 0x884 ................................................... 1019
PWM2 Fault Status 0 (PWM2FLTSTAT0), offset 0x904 ................................................... 1019
PWM0 Fault Status 1 (PWM0FLTSTAT1), offset 0x808 ................................................... 1021
PWM1 Fault Status 1 (PWM1FLTSTAT1), offset 0x888 ................................................... 1021
PWM2 Fault Status 1 (PWM2FLTSTAT1), offset 0x908 ................................................... 1021
January 23, 2012
35
Texas Instruments-Production Data