LM3S5D56 Datasheet, PDF (25/1146 Pages) Texas Instruments – Stellaris® LM3S5D56 Microcontroller

Stellaris^® LM3S5D56 Microcontroller
Register 8:
Register 9:
Register 10:
Register 11:
Register 12:
Register 13:
Register 14:
Register 15:
Register 16:
Register 17:
Register 18:
Register 19:
Register 20:
Register 21:
Register 22:
Register 23:
Register 24:
Register 25:
Register 26:
Register 27:
Register 28:
Register 29:
UART Control (UARTCTL), offset 0x030 ......................................................................... 642
UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ........................................... 645
UART Interrupt Mask (UARTIM), offset 0x038 ................................................................. 647
UART Raw Interrupt Status (UARTRIS), offset 0x03C ...................................................... 650
UART Masked Interrupt Status (UARTMIS), offset 0x040 ................................................. 653
UART Interrupt Clear (UARTICR), offset 0x044 ............................................................... 656
UART DMA Control (UARTDMACTL), offset 0x048 .......................................................... 658
UART LIN Control (UARTLCTL), offset 0x090 ................................................................. 659
UART LIN Snap Shot (UARTLSS), offset 0x094 ............................................................... 660
UART LIN Timer (UARTLTIM), offset 0x098 ..................................................................... 661
UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... 662
UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... 663
UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... 664
UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... 665
UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... 666
UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... 667
UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ...................................... 668
UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ..................................... 669
UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................ 670
UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................ 671
UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................ 672
UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................ 673
Synchronous Serial Interface (SSI) ............................................................................................ 674
Register 1: SSI Control 0 (SSICR0), offset 0x000 .............................................................................. 689
Register 2: SSI Control 1 (SSICR1), offset 0x004 .............................................................................. 691
Register 3: SSI Data (SSIDR), offset 0x008 ...................................................................................... 693
Register 4: SSI Status (SSISR), offset 0x00C ................................................................................... 694
Register 5: SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. 696
Register 6: SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... 697
Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. 698
Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ 700
Register 9: SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... 702
Register 10: SSI DMA Control (SSIDMACTL), offset 0x024 ................................................................. 703
Register 11: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. 704
Register 12: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. 705
Register 13: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. 706
Register 14: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ 707
Register 15: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. 708
Register 16: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. 709
Register 17: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. 710
Register 18: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ 711
Register 19: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... 712
Register 20: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... 713
Register 21: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... 714
Register 22: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... 715
Inter-Integrated Circuit (I²C) Interface ........................................................................................ 716
Register 1: I²C Master Slave Address (I2CMSA), offset 0x000 ........................................................... 732
Register 2: I²C Master Control/Status (I2CMCS), offset 0x004 ........................................................... 733
January 23, 2012
25
Texas Instruments-Production Data