English
Language : 

SI5341_16 Datasheet, PDF (23/53 Pages) Silicon Laboratories – Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator
Si5341/40 Rev D Data Sheet
Electrical Specifications
Table 5.5. Differential Clock Output Specifications
(VDD=1.8 V ± 5%, VDDA=3.3V ± 5%, VDDO=1.8 V ± 5%, 2.5 V ± 5%, or 3.3 V ± 5%, TA= -40 to 85°C)
Parameter
Output Frequency
Duty Cycle
Output-Output Skew
Using Same MultiSynth
Output-Output Skew
Between MultiSynths
OUT-OUTb Skew
Output Voltage Swing1
Common Mode Voltage1, 2
Rise and Fall Times
(20% to 80%)
Differential Output Impedance
Power Supply Noise Rejection2
Output-Output Crosstalk3
Symbol
fOUT
DC
TSKS
TSKD
TSK_OUT
VOUT
VCM
tR/tF
ZO
PSRR
XTALK
Test Condition
MultiSynth not used
MultiSynth used
fOUT < 400 MHz
400 MHz < fOUT < 1028 MHz
Outputs on same MultiSynth
(Measured at 712.5 MHz)
Outputs from different
MultiSynths
(Measured at 712.5 MHz)
Measured from the positive
to negative output pins
LVDS
LVPECL
VDDO = 3.3 V
LVDS
LVPECL
VDDO = 2.5 V
LVPECL
LVDS
VDDO = 1.8 V Sub-LVDS
Min
0.0001
733.33
825
0.0001
48
45
—
—
—
350
640
1.10
1.90
1.1
0.8
—
—
10 kHz sinusoidal noise
—
100 kHz sinusoidal noise
—
500 kHz sinusoidal noise
—
1 MHz sinusoidal noise
—
Si5341
—
Si5340
—
Typ
—
—
—
—
—
—
—
—
0
430
750
1.2
2.0
1.2
0.9
100
100
–101
–96
–99
–97
–72
–88
Max
720
800.00
1028
720
52
55
65
Units
MHz
MHz
%
%
ps
90
ps
50
ps
510
mVpp_se
900
1.3
V
2.1
1.3
1.0
150
ps
—
Ω
—
dBc
—
—
—
—
dBc
—
dBc
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 22