|
SI5341_16 Datasheet, PDF (1/53 Pages) Silicon Laboratories – Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator | |||
|
Si5341/40 Rev D Data Sheet
Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock
Generator
The any-frequency, any-output Si5341/40 clock generators combine a wide-band PLL
with proprietary MultiSynth⢠fractional synthesizer technology to offer a versatile and
high performance clock generator platform. This highly flexible architecture is capable
of synthesizing a wide range of integer and non-integer related frequencies up to 1
GHz on 10 differential clock outputs while delivering sub-100 fs rms phase jitter per-
formance with 0 ppm error. Each of the clock outputs can be assigned its own format
and output voltage enabling the Si5341/40 to replace multiple clock ICs and oscillators
with a single device making it a true "clock tree on a chip."
The Si5341/40 can be quickly and easily configured using ClockBuilderPro software.
Custom part numbers are automatically assigned using a ClockBuilder Pro⢠for fast,
free, and easy factory pre-programming or the Si5341/40 can be programmed via I2C
and SPI serial interfaces.
Applications:
⢠Clock tree generation replacing XOs, buffers, signal format translators
⢠Any-frequency clock translation
⢠Clocking for FPGAs, processors, memory
⢠Ethernet switches/routers
⢠OTN framers/mappers/processors
⢠Test equipment and instrumentation
⢠Broadcast video
25-54 MHz XTAL
KEY FEATURES
⢠Generates any combination of output
frequencies from any input frequency
⢠Ultra-low jitter of 90 fs rms
⢠Input frequency range:
⢠External crystal: 25 to 54 MHz
⢠Differential clock: 10 to 750 MHz
⢠LVCMOS clock: 10 to 250 MHz
⢠Output frequency range:
⢠Differential: 100 Hz to 1028 MHz
⢠LVCMOS: 100 Hz to 250 MHz
⢠Highly configurable outputs compatible with
LVDS, LVPECL, LVCMOS, CML, and HCSL
with programmable signal amplitude
⢠Si5341: 4 input, 10 output, 64-QFN 9x9 mm
⢠Si5340: 4 input, 4 output, 44-QFN 7x7 mm
XA
XB
4 Input
Clocks
IN0
OSC
÷INT
IN1
÷INT
PLL
IN2
÷INT
Zero Delay
FB_IN
÷INT
Status Flags
Status Monitor
I2C / SPI
Control
NVM
MultiSynth
MultiSynth
MultiSynth
MultiSynth
MultiSynth
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
÷INT
OUT0
OUT1
OUT2
OUT3
OUT4
OUT5
OUT6
OUT7
OUT8
OUT9
Up to 10
Output Clocks
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0
|
▷ |