MC68HC705P9 Datasheet, PDF (87/156 Pages) Motorola, Inc – HCMOS Microcontroller Unit

COP
Interrupts
Clearing the COP
Watchdog
To clear the COP watchdog and prevent a COP reset, write a logic zero
to bit 0 (COPC) of the COP register at location $1FF0.
If the main program executes within the COP timeout period, the clearing
routine needs to be executed only once. If the main program takes
longer than the COP timeout period, the clearing routine must be
executed more than once.
NOTE:
Place the clearing routine in the main program and not in an interrupt
routine. Clearing the COP watchdog in an interrupt routine might prevent
COP watchdog timeouts even though the main program is not operating
properly.
Interrupts
The COP watchdog does not generate interrupts.
COP Register
The COP register is a write-only register that returns the contents of
EPROM location $1FF0 when read.
$1FF0 Bit 7
6
5
4
3
2
Read: D7
D6
D5
D4
D3
D2
Write:
Reset: U
U
U
U
U
U
= Unimplemented
U = Unaffected
Figure 1. COP Register (COPR)
1
Bit 0
D1
D0
COPC
U
0
COPC — COP Clear
COPC is a write-only bit. Periodically writing a logic zero to COPC
prevents the COP watchdog from resetting the MCU. Reset clears the
COPC bit.
3-cop0cop
MOTOROLA
COP
87