English
Language : 

MRF24J40_08 Datasheet, PDF (54/152 Pages) Microchip Technology – IEEE 802.15.4™ 2.4 GHz RF Transceiver
MRF24J40
REGISTER 2-49: SLPACK: SLEEP ACKNOWLEDGEMENT AND WAKE-UP COUNTER REGISTER
(ADDRESS: 0x35)
W-0
SLPACK
bit 7
R/W-0
WAKECNT6
R/W-0
R/W-0
R/W-0
WAKECNT5 WAKECNT4 WAKECNT3
R/W-0
WAKECNT2
R/W-0
WAKECNT1
R/W-0
WAKECNT0
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
bit 6-0
SLPACK: Sleep Acknowledge bit
1 = Places the MRF24J40 to Sleep (automatically cleared to ‘0’ by hardware)
WAKECNT<6:0>: Wake Count bits
Main oscillator (20 MHz) start-up timer counter bits. WAKECNT is a 9-bit value. WAKECNT<8:7> bits are
located in RFCTL<4:3>. Units: Sleep clock (SLPCLK) period.(1) Default value: 0x00.
Recommended value: 0x05F.
Note 1: Sleep Clock (SLPCLK) period depends on the Sleep Clock Selection (SLPCLKSEL) RFCON7<7:6> and
Sleep Clock Divisor (SLPCLKDIV) SLPCON1<4:0>.
DS39776B-page 52
Preliminary
© 2008 Microchip Technology Inc.