 English |
|
|
|
|
|
|
|
| PIC17C7XX Datasheet, PDF (45/328 Pages) Microchip Technology – High-Performance 8-Bit CMOS EPROM Microcontrollers with 10-bit A/D | |||
| |||
| ◁ |
PIC17C7XX
FIGURE 7-5: PIC17C7XX REGISTER FILE MAP
Addr
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Fh
20h
Unbanked
INDF0
FSR0
PCL
PCLATH
ALUSTA
T0STA
CPUSTA
INTSTA
INDF1
FSR1
WREG
TMR0L
TMR0H
TBLPTRL
TBLPTRH
BSR
Bank 0
PORTA
DDRB
PORTB
RCSTA1
RCREG1
TXSTA1
TXREG1
SPBRG1
Unbanked
PRODL
PRODH
General
Purpose
RAM
Bank 0 (2)
Bank 1 (1) Bank 2 (1)
DDRC
TMR1
PORTC
TMR2
DDRD
TMR3L
PORTD
TMR3H
DDRE
PR1
PORTE
PR2
PIR1 PR3L/CA1L
PIE1 PR3H/CA1H
Bank 1 (2) Bank 2 (2, 3)
Bank 3 (1)
PW1DCL
PW2DCL
PW1DCH
PW2DCH
CA2L
CA2H
TCON1
TCON2
Bank 3 (2, 3)
Bank 4 (1) Bank 5 (1)
PIR2
DDRF
PIE2
PORTF
â
DDRG
RCSTA2 PORTG
RCREG2 ADCON0
TXSTA2 ADCON1
TXREG2 ADRESL
SPBRG2 ADRESH
Bank 6 (1)
SSPADD
SSPCON1
SSPCON2
SSPSTAT
SSPBUF
â
â
â
Bank 7 (1) Bank 8 (1, 4)
PW3DCL
DDRH
PW3DCH PORTH
CA3L
DDRJ
CA3H
PORTJ
CA4L
â
CA4H
â
TCON3
â
â
â
General
Purpose
RAM
General
Purpose
RAM
General
Purpose
RAM
General
Purpose
RAM
FFh
Note 1: SFR ï¬le locations 10h - 17h are banked. The lower nibble of the BSR speciï¬es the bank. All unbanked SFRs
ignore the Bank Select Register (BSR) bits.
2: General Purpose Registers (GPR) locations 20h - FFh, 120h - 1FFh, 220h - 2FFh, and 320h - 3FFh are
banked. The upper nibble of the BSR speciï¬es this bank. All other GPRs ignore the Bank Select Register
(BSR) bits.
3: RAM bank 3 is not implemented on the PIC17C752 and the PIC17C762. Reading any unimplemented regis-
ter reads â0âs.
4: Bank 8 is only implemented on the PIC17C76X devices.
© 1998 Microchip Technology Inc.
DS30289A-page 45
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese