English
Language : 

1EDI2002AS_15 Datasheet, PDF (50/147 Pages) Infineon Technologies AG – Single Channel Isolated Driver for Inverter Systems AD Step
EiceDRIVER™ SIL
1EDI2002AS
Functional Description
Table 2-13 Reset Events Summary
Reset Event
Primary
Secondary
NRST/RDY Input Reset
signal active (driven
externally)
Soft Reset
UVLO1 Event
Reset
Soft Reset
OSC1 not starting Reset
at power-up
Soft Reset
IREF1 shorted to Reset
ground or open
Soft Reset
Memory Error on Reset
Primary
Soft Reset
Notification
(primary)
Notification
(secondary)
• NRST/RDY Low (during • Bit SER.CER2 set (in
event).
case of lifesign lost).
• Bit PER.RSTE1 and
• Output Stage issues a
PER.RST1 set.
PWM OFF command.
• Bit PER.CER1 is not set. • OSD pin functionality
• Event Class B (NFLTB
operational.
activated) at the end of the
reset event.
• NRST/RDY Low (driven • Bit SER.CER2 set (in
by device during event).
case of lifesign lost).
• Bit PER.RST1 set (once • Output Stage issues a
VCC1 valid again).
PWM OFF command.
• Bit PER.CER1 is not set. • OSD pin functionality
• Event Class B (NFLTB
operational.
activated) at the end of the
reset event.
• NRST/RDY Low (driven • Bit SER.CER2 set (in
by device during event).
case of lifesign lost).
• Bit PER.RST1 set (once • Output Stage issues a
OSC1 valid again).
PWM OFF command.
• Bit PER.CER1 is not set. • OSD pin functionality
• Event Class B (NFLTB
operational.
activated) at the end of the
reset event.
• NRST/RDY Low (driven • Bit SER.CER2 set (in
by device during event).
case of lifesign lost).
• Bit PER.RST1 set (once • Output Stage issues a
IREF1 valid again).
PWM OFF command.
• Bit PER.CER1 is not set. • OSD pin functionality
• Event Class B (NFLTB
operational.
activated) at the end of the
reset event.
• NRST/RDY Low (driven • Bit SER.CER2 set (in
by device during event).
case of lifesign lost).
• Bit PER.RST1 set (when • Output Stage issues a
failure condition is
PWM OFF command.
removed).
• OSD pin functionality
• Bit PER.CER1 is not set. operational.
• Event Class B (NFLTB
activated) at the end of the
reset event.
Datasheet
50
Hardware Description
Rev. 3.1, 2015-07-30