MC68340FE16E Datasheet, PDF (82/441 Pages) Freescale Semiconductor, Inc – Integrated Processor with DMA User’s Manual

Freescale Semiconductor, Inc.
EXAMPLE B: A system uses error detection and correction on RAM contents. The
designer may:
1. Delay DSACK≈ until data is verified and assert BERR and HALT simultaneously to
indicate to the MC68340 to automatically retry the error cycle (case 5), or if data is
valid, assert DSACK≈ (case 1).
2. Delay DSACK≈ until data is verified and assert BERR with or without DSACK≈ if
data is in error (case 3). This initiates exception processing for software handling of
the condition.
3. Return DSACK≈ prior to data verification; if data is invalid, BERR is asserted on the
next clock cycle (case 4). This initiates exception processing for software handling of
the condition.
4. Return DSACK≈ prior to data verification; if data is invalid, assert BERR and HALT
on the next clock cycle (case 6). The memory controller can then correct the RAM
prior to or during the automatic retry.
Table 3-4. DSACK≈, BERR, and HALT Assertion Results
Asserted on Rising
Edge of State
Case Control
Num
Signal
N
N+2
Result
1
DSACK≈
A
BERR
NA
HALT
NA
S
Normal cycle terminate and continue.
NA
X
2
DSACK≈
A
BERR
NA
HALT
A/S
S
Normal cycle terminate and halt; continue
NA
when HALT negated.
S
3
DSACK≈
NA/A
BERR
A
HALT
NA
X
Terminate and take bus error exception,
S
possibly deferred.
X
4
DSACK≈
A
BERR
NA
HALT
NA
X
Terminate and take bus error exception,
A
possibly deferred.
NA
5
DSACK≈
NA/A
BERR
A
HALT
A/S
X
Terminate and retry when HALT negated.
S
S
6
DSACK≈
A
BERR
NA
HALT
NA
X
Terminate and retry when HALT negated.
A
A
NOTES:
N — Number of the current even bus state (e.g., S2, S4, etc.)
A — Signal is asserted in this bus state
NA — Signal is not asserted in this state
X — Don't care
S — Signal was asserted in previous state and remains asserted in this state
MOTOROLA
MC68340 USER’S MANUAL
3-33
For More Information On This Product,
Go to: www.freescale.com