MC68340FE16E Datasheet, PDF (122/441 Pages) Freescale Semiconductor, Inc – Integrated Processor with DMA User’s Manual

Freescale Semiconductor, Inc.
SWT1, SWT0—Software Watchdog Timing
These bits, along with the SWP bit in the PITR, control the divide ratio used to establish
the timeout period for the software watchdog. The software watchdog timeout period is
given by the following formula:
divide count
EXTAL frequency
The software watchdog timeout period, listed in Table 4-7, gives the formula to derive the
software watchdog timeout for any clock frequency. The timeout periods are listed for a
32.768-kHz crystal used with the VCO and for a 16.777-MHz external oscillator.
Table 4-7. Deriving Software Watchdog Timeout
SWP
0
0
0
0
1
1
1
1
SWT1
0
0
1
1
0
0
1
1
SWT0
0
1
0
1
0
1
0
1
Software Timeout Period
2⁹/EXTAL Input Frequency
2¹¹ /EXTAL Input Frequency
2¹³ /EXTAL Input Frequency
2¹⁵ /EXTAL Input Frequency
2¹⁸ /EXTAL Input Frequency
2²⁰ /EXTAL Input Frequency
2²² /EXTAL Input Frequency
2²⁴ /EXTAL Input Frequency
32.768-kHz
Crystal Period
15.6 ms
62.5 ms
250 ms
1s
8s
32 s
128 s
512 s
16.777-MHz External
Clock Period
30 µs
122 µs
488 µs
1.95 ms
15.6 ms
62.5 ms
250 ms
1s
NOTE:
When the SWP and SWT bits are modified to select a software timeout other than the default, the
software service sequence ($55 followed by $AA written to the software service register) must be
performed before the new timeout period takes effect. Refer to 4.2.2.5 Software Watchdog for
more information.
DBFE—Double Bus Fault Monitor Enable
1 = Enable double bus fault monitor function.
0 = Disable double bus fault monitor function.
For more information, see 4.2.2.3 Double Bus Fault Monitor and Section 5 CPU32.
BME—Bus Monitor External Enable
1 = Enable bus monitor function for an internal-to-external bus cycle.
0 = Disable bus monitor function for an internal-to-external bus cycle.
For more information see 4.2.2.2 Internal Bus Monitor.
BMT1, BMT0—Bus Monitor Timing
These bits select the timeout period for the bus monitor (see Table 4-8). Upon reset, the
bus monitor is set to 64 system clocks.
MOTOROLA
MC68340 USER’S MANUAL
4-25
For More Information On This Product,
Go to: www.freescale.com