|
MC68340FE16E Datasheet, PDF (271/441 Pages) Freescale Semiconductor, Inc – Integrated Processor with DMA User’s Manual | |||
|
◁ |
Freescale Semiconductor, Inc.
CLKOUT
CPU CYCLE
S0 S2 S4
DMA READ
S0
S4
CPU CYCLE
S0 S2 S4
DMA READ ................ .
S0 S2
A31âA0
FC3âFC0
SIZ1âSIZ0
AS
DS
R/W
D15âD0
DSACKx
DREQx
DACKx
DONEx
(OUTPUT)
NOTE:
1. To cause another DMA transfer, DREQx is asserted after DACKx is asserted and before
DACKx is negated.
2. DACKx and DONEx (DMA control signals) are asserted in the source (read) DMA cycle.
Figure 6-13. Fast Termination Option (Cycle Steal)
If the fast termination option is used with external burst request mode (Figure 6-14), an
extra DMA cycle may result on every burst transfer. Normally, DREQâ is negated when
DACKâ is returned. In the burst mode with fast termination selected, a new cycle starts
even if DREQâ is negated simultaneously with DACKâ assertion.
MOTOROLA
MC68340 USERâS MANUAL
6-21
For More Information On This Product,
Go to: www.freescale.com
|
▷ |