MC68HC912BL16 Datasheet, PDF (39/128 Pages) Freescale Semiconductor, Inc – 16-Bit Microcontroller

Freescale Semiconductor, Inc.
0 = LIB accesses are to the Flash EEPROM array
1 = Spare test row in array enabled if SMOD is active
MWPR — Multiple Word Programming
Used primarily for testing, if MPWR = 1, the two least-significant address lines ADDR[1:0] will be ignored
when programming a Flash EEPROM location. The word location addressed if ADDR[1:0] = 00, along
with the word location addressed if ADDR[1:0] = 10, will both be programmed with the same word data
from the programming latches. This bit should not be changed during programming.
0 = Multiple word programming disabled
1 = Program 32 bits of data
FEECTL — Flash EEPROM Control Register
$00F7
Bit 7
6
5
4
3
2
1
Bit 0
0
0
0
FEESWAI SVFP
ERAS
LAT
ENPE
RESET:
0
0
0
0
0
0
0
0
This register controls the programming and erasure of the Flash EEPROM.
FEESWAI — Flash EEPROM Stop in Wait Control
0 = Do not halt Flash EEPROM clock when the part is in wait mode.
1 = Halt Flash EEPROM clock when the part is in wait mode.
NOTE
The FEESWAI bit cannot be asserted if the interrupt vector resides in theFlash
EEPROM array.
SVFP — Status V_FP Voltage
SVFP is a read only bit.
0 = Voltage of V_FP pin is below normal programming voltage levels
1 = Voltage of V_FP pin is above normal programming voltage levels
ERAS — Erase Control
This bit can be read anytime or written when ENPE = 0. When set, all locations in the array will be
erased at the same time. The boot block will be erased only if BOOTP = 0. This bit also affects the result
of attempted array reads. See Table 14 for more information. Status of ERAS cannot change if ENPE
is set.
0 = Flash EEPROM configured for programming
1 = Flash EEPROM configured for erasure
LAT — Latch Control
This bit can be read anytime or written when ENPE = 0. When set, the Flash EEPROM is configured
for programming or erasure and, upon the next valid write to the array, the address and data will be
latched for the programming sequence. See Table 14 for the effects of LAT on array reads. A high volt-
age detect circuit on the V_FP pin will prevent assertion of the LAT bit when the programming voltage is
at normal levels.
0 = Programming latches disabled
1 = Programming latches enabled
MC68HC912BL16TS/D
For More Information On This Product,
39
Go to: www.freescale.com