English
Language : 

MC68HC912BL16 Datasheet, PDF (126/128 Pages) Freescale Semiconductor, Inc – 16-Bit Microcontroller
Freescale Semiconductor, Inc.
BRKAH — Breakpoint Address Register, High Byte
Bit 7
6
5
4
3
2
Bit 15
14
13
12
11
10
Power-on
RESET:
0
0
0
0
0
0
1
Bit 0
9
Bit 8
0
0
These bits are used to compare against the most significant byte of the address bus.
$0022
BRKAL — Breakpoint Address Register, Low Byte
$0023
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
Power-on
RESET:
0
0
0
0
0
0
0
0
These bits are used to compare against the least significant byte of the address bus. These bits may
be excluded from being used in the match if BK0ALE = 0.
BRKDH — Breakpoint Data Register, High Byte
Bit 7
6
5
4
3
2
Bit 15
14
13
12
11
10
Power-on
RESET:
0
0
0
0
0
0
$0024
1
Bit 0
9
Bit 8
0
0
These bits are compared to the most significant byte of the data bus in full breakpoint mode or the most
significant byte of the address bus in dual address modes. BKEN[1:0], BKDBE, and BKMBH control
how this byte will be used in the breakpoint comparison.
BRKDL — Breakpoint Data Register, Low Byte
$0025
Bit 7
6
5
4
3
2
1
Bit 0
Bit 7
6
5
4
3
2
1
Bit 0
Power-on
RESET:
0
0
0
0
0
0
0
0
These bits are compared to the least significant byte of the data bus in full breakpoint mode or the least
significant byte of the address bus in dual address modes. BKEN[1:0], BKDBE, BK1ALE, and BKMBL
control how this byte will be used in the breakpoint comparison.
NOTE
After a power-on reset, registers BRKAH, BRKAL, BRKDH, and BRKDL are
cleared but these registers are not affected by normal resets.
15.4 Instruction Tagging
The instruction queue and cycle-by-cycle CPU activity can be reconstructed in real time or from trace
history that was captured by a logic analyzer. However, the reconstructed queue cannot be used to stop
the CPU at a specific instruction, because execution has already begun by the time an operation is vis-
ible outside the MCU. A separate instruction tagging mechanism is provided for this purpose.
Executing the BDM TAGGO command configures two MCU pins for tagging. Tagging information is
latched on the falling edge of ECLK along with program information as it is fetched. Tagging is allowed
MC68HC912BL16
126
For More Information On This Product, MC68HC912BL16TS/D
Go to: www.freescale.com