MC68HC912BL16 Datasheet, PDF (109/128 Pages) Freescale Semiconductor, Inc – 16-Bit Microcontroller

Freescale Semiconductor, Inc.
ATDSTAT — ATD Status Register
$0066
Bit 7
6
5
4
3
2
1
Bit 0
SCF
0
0
0
0
CC2
CC1
CC0
RESET:
0
0
0
0
0
0
0
0
ATDSTAT — ATD Status Register
Bit 7
6
5
CCF7
CCF6
CCF5
RESET:
0
0
0
4
CCF4
0
3
CCF3
0
2
CCF2
0
1
CCF1
0
Bit 0
CCF0
0
$0067
The ATD status registers contain the flags indicating the completion of ATD conversions.
Normally, it is read-only. In special mode, the SCF bit and the CCF bits may also be written.
SCF — Sequence Complete Flag
This bit is set at the end of the conversion sequence when in the single conversion sequence mode
(SCAN = 0 in ATDCTL5) and is set at the end of the first conversion sequence when in the continuous
conversion mode (SCAN = 1 in ATDCTL5). When AFFC = 0, SCF is cleared when a write is performed
to ATDCTL5 to initiate a new conversion sequence. When AFFC = 1, SCF is cleared after the first result
register is read.
CC[2:0] — Conversion Counter for Current Sequence of Four or Eight Conversions
This 3-bit value reflects the contents of the conversion counter pointer in a four or eight count sequence.
This value also reflects which result register will be written next, indicating which channel is currently
being converted.
CCF[7:0] — Conversion Complete Flags
Each of these bits are associated with an individual ATD result register. For each register, this bit is set
at the end of conversion for the associated ATD channel and remains set until that ATD result register
is read. It is cleared at that time if AFFC bit is set, regardless of whether a status register read has been
performed (i.e., a status register read is not a pre-qualifier for the clearing mechanism when AFFC = 1).
Otherwise the status register must be read to clear the flag.
ATDTSTH — ATD Test Register
$0068
RESET:
Bit 7
SAR9
0
6
SAR8
0
5
SAR7
0
4
SAR6
0
3
SAR5
0
2
SAR4
0
1
SAR3
0
Bit 0
SAR2
0
ATDTSTL — ATD Test Register
Bit 7
6
5
SAR1
SAR0
RST
RESET:
0
0
0
4
TSTOUT
0
3
TST3
0
2
TST2
0
1
TST1
0
Bit 0
TST0
0
$0069
The test registers control various special modes which are used during manufacturing. The test register
can be read or written only in the special modes. In the normal modes, reads of the test register return
zero and writes have no effect.
SAR[9:0] — SAR Data
Reads of this byte return the current value in the SAR. Writes to this byte change the SAR to the value
written. Bits SAR[9:2] reflect the eight SAR bits used during the resolution process for an 8-bit result.
Bits SAR[9:0] reflect the eight SAR bits used during the resolution process for an 10-bit result
MC68HC912BL16TS/D
For More Information On This Product,
109
Go to: www.freescale.com