MC68HC912BL16 Datasheet, PDF (14/128 Pages) Freescale Semiconductor, Inc – 16-Bit Microcontroller

Freescale Semiconductor, Inc.
Pin Name
PW[3:0]
ADDR[7:0]
DATA[7:0]
ADDR[15:8]
DATA[15:8]
IOC[7], IOC[5:0]
PAI
AN[7:0]
DBE
MODB, MODA
IPIPE1, IPIPE0
ECLK
RESET
EXTAL
XTAL
LSTRB
TAGLO
R/W
IRQ
XIRQ
BKGD
TAGHI
CS/SS
SCK
SDO/MOSI
SDI/MISO
TxD
RxD
Table 5 MC68HC912BL16 Signal Description Summary
Pin Number
Description
61–64
Pulse Width Modulator channel outputs.
16–9
37–30
External bus pins share function with general-purpose I/O ports A and B. In sin-
gle chip modes, the pins can be used for I/O. In expanded modes, the pins are
used for the external buses.
7–1
7
49–42
17
18, 19
18, 19
20
23
24
25
26
26
27
28
29
8
8
57
56
55
54
53
52
Pins used for input capture and output compare in the timer and pulse accumu-
lator subsystem.
Pulse accumulator input
Analog inputs for the analog-to-digital conversion module
Data bus control and, in expanded mode, enables the drive control of external
buses during external reads.
State of mode select pins during reset determine the initial operating mode of the
MCU. After reset, MODB and MODA can be configured as instruction queue
tracking signals IPIPE1 and IPIPE0 or as general-purpose I/O pins.
E-clock is the output connection for the external bus clock. ECLK is used as a
timing reference and for address demultiplexing.
An active low bidirectional control signal, RESET acts as an input to initialize the
MCU to a known start-up state, and an output when COP or clock monitor causes
a reset.
Crystal driver and external clock input pins. On reset all the device clocks are de-
rived from the EXTAL input frequency. XTAL is the crystal output.
Low byte strobe (0 = low byte valid), in all modes this pin can be used as I/O. The
low strobe function is the exclusive-NOR of A0 and the internal SZ8 signal. (The
SZ8 internal signal indicates the size 16/8 access.)
Pin used in instruction tagging. See 16 Development Support.
Indicates direction of data on expansion bus. Shares function with general-pur-
pose I/O. Read/write in expanded modes.
Maskable interrupt request input provides a means of applying asynchronous in-
terrupt requests to the MCU. Either falling edge-sensitive triggering or level-sen-
sitive triggering is program selectable (INTCR register).
Provides a means of requesting asynchronous non-maskable interrupt requests
after reset initialization.
Single-wire background interface pin is dedicated to the background debug func-
tion. During reset, this pin determines special or normal operating mode.
Pin used in instruction tagging. See 16 Development Support.
Slave select output for SPI master mode, input for slave mode or master mode.
Serial clock for SPI system.
Master out/slave in pin for serial peripheral interface
Master in/slave out pin for serial peripheral interface
SCI transmit pin
SCI receive pin
MC68HC912BL16
14
For More Information On This Product, _{MC68HC912BL16TS/D}
Go to: www.freescale.com