|
MC68HC705J2 Datasheet, PDF (13/82 Pages) Freescale Semiconductor, Inc – member of the low-cost | |||
|
◁ |
Freescale Semiconductor, Inc.
1
SECTION 1
2
INTRODUCTION
3
The MC68HC705J2 is a member of the low-cost, high-performance M68HC05
Family of 8-bit microcontroller units (MCUs). The high-density, complementary
4
metal-oxide semiconductor (HCMOS) M68HC05 Family is based on the
customer-speciï¬ed integrated circuit (CSIC) design strategy. All MCUs in the family
5
use the popular M68HC05 central processor unit (CPU) and are available with a
variety of subsystems, memory sizes and types, and package types.
6
The MC68HC705J2 is an expansion of the MC68HC05J1 design. On-chip memory
is enhanced with 2 Kbytes of erasable, programmable ROM (EPROM), 112 Kbytes
7
of RAM, and a bootloader ROM.
8
1.1 Features
9
The MCU features include the following:
⢠Popular M68HC05 CPU
10
⢠Memory-Mapped Input/Output (I/O) Registers
11
⢠2064 Bytes of User EPROM Including 16 User Vector Locations
⢠112 Bytes of Static RAM (SRAM)
12
⢠14 Bidirectional I/O Pins
13
⢠Fully Static Operation With No Minimum Clock Speed
⢠On-Chip Oscillator With Crystal/Ceramic Resonator Connections
14
⢠15-Bit Multifunction Timer
⢠Real-Time Interrupt Circuit
15
⢠Bootloader ROM
16
⢠Power-Saving STOP, WAIT, and Data Retention Modes
⢠MC68HC05J1 Emulation Mode
17
⢠Selectable Edge-Sensitive or Edge- and Level-Sensitive External Interrupt
Trigger
18
⢠Selectable Computer Operating Properly (COP) Timer
19
⢠8 x 8 Unsigned Multiply Instruction
⢠One Time Programmable 20-Pin Dual-in-Line Package (DIP)
20
INTRODUCTION
Rev. 2
1-1
For More Information On This Product,
Go to: www.freescale.com
|
▷ |