|
BCM4354KKWBGT Datasheet, PDF (170/192 Pages) Cypress Semiconductor – Single-Chip 5G Wi-Fi IEEE 802.11ac 2×2 MAC/ Baseband/Radio with Integrated Bluetooth 4.1 and FM Receiver | |||
|
◁ |
BCM4354 Data Sheet
SDIO High-Speed Mode Timing
SDIO high-speed mode timing is shown by the combination of Figure 38 and Table 52.
Figure 38: SDIO Bus Timing (High-Speed Mode)
50% VDD
SDIO_CLK
fPP
tWL
tWH
Input
tTHL
tISU
tTLH
tIH
SDIO Timing
Output
tODLY
tOH
Table 52: SDIO Bus Timinga Parameters (High-Speed Mode)
Parameter
Symbol Minimum Typical
SDIO CLK (all values are referred to minimum VIH and maximum VILb)
Frequency â Data Transfer Mode
fPP
0
â
Frequency â Identification Mode
fOD
0
â
Clock low time
tWL
7
â
Clock high time
tWH
7
â
Clock rise time
tTLH
â
â
Clock low time
tTHL
â
â
Inputs: CMD, DAT (referenced to CLK)
â
â
â
Input setup Time
tISU
6
â
Input hold Time
tIH
2
â
Outputs: CMD, DAT (referenced to CLK)
â
â
â
Output delay time â Data Transfer Mode
tODLY â
â
Output hold time
tOH
2.5
â
Total system capacitance (each line)
CL
â
â
a. Timing is based on CL ï£ 40pF load on CMD and Data.
b. Min. (Vih) = 0.7 Ã VDDIO and max. (Vil) = 0.2 Ã VDDIO.
Maximum Unit
50
MHz
400
kHz
â
ns
â
ns
3
ns
3
ns
â
â
â
ns
â
ns
â
â
14
ns
â
ns
40
pF
Broadcom®
October 15, 2014 ⢠4354-DS109-R
BROADCOM CONFIDENTIAL
Page 169
|
▷ |