English
Language : 

W83793G Datasheet, PDF (39/131 Pages) Winbond – Winbond H/W Monitor
W83793G
8.6.2.2 OVT/Beep Global Enable Register (OVT_BeepEn)
Location :
Type :
Bank 0 Address 52HEX
Read / Write
Reset :
VSB5V(Pin 7) Rising.
BIT
7
Name
Reset
0
OVT_BEEPEN
6
5
4
3
Reserved
0
0
0
0
2
BEEPSEL
0
1
EN_BEEP
0
0
EN_OVT
0
BIT
DESCRIPTION
7-3 Reserved.
BEEPSEL.
2
1 : Direct Beep signal to Pin 2.
0 : Direct OVT signal to Pin 2.
EN_BEEP. (Beep Output Global Enable)
1
1 : Beep is enabled, customer can select event trigger source from BEEP_Ctrl.
0 : Beep is disabled.
ENOVT. (OVT Output Global Enable)
0
1 : OVT is enabled, users can select OVT trigger source from OVT_Ctrl.
0 : OVT is disable.
8.6.2.3 BEEP Control Register (BEEP_Ctrl)
Set to one will enable the corresponding BEEP output. Clear to 0 will disable that BEEP output.
Location:
BEEP_Ctrl1 - Bank 0 Address 53HEX
Type:
BEEP_Ctrl2 - Bank 0 Address 54HEX
BEEP_Ctrl3 - Bank 0 Address 55HEX
BEEP_Ctrl4 - Bank 0 Address 56HEX
BEEP_Ctrl5 - Bank 0 Address 57HEX
Read / Write
Reset: VSB5V (Pin 7) Rising,
Init Reset (CR40.Bit7) is set,
VDD5V (Pin 25) Rising @ RST_VDD_MD (CR40.Bit4) set,
SYSRSTIN_N (Pin 15) Falling @ SYSRST_MD(CR40.Bit5) set.
- 35 -
Publication Release Date: Dec. 11, 2006
Revision 1.0