English
Language : 

W83791G Datasheet, PDF (13/99 Pages) Winbond – Winbond H/W Monitoring IC
W83791D/G
PIN DESCRIPTION, continued
PIN NAME PIN NO.
DATA /
6
GPIO2
CTRL /
7
GPIO3
MODE /
8
GPIO4
SPEAKER
9
LED
SPEECH_SEL
PWMOUT1/
10
A0
PWMOUT2 /
11
A1
VID1
12
TYPE
I/O12t
I/OD12ts
OUT12
I/OD12ts
OUT12
I/OD12ts
OUT12
OUT12
INts
OUT12
INts
OUT12
INts
I/ O 1 2 t s
DESCRIPTION
Serial data input/output, connect to W55FXX. The pin is
latched by CLKOUT and ADDR acted as speech data and
address respectively.
General purpose I/O function. If pin 9 (SPEECH_SEL) is
trapped to high at VSB power on, this function will be
active.
Output clock numbers of this pin decide which mode is
selected. Connect to W55FXX.
General purpose I/O function. If pin 9 (SPEECH_SEL) is
trapped to high at VSB power on, this function will be
active.
Output mode signal to W55FXX serial Flash.
General purpose I/O function. If pin 9 (SPEECH_SEL) is
trapped to high at VSB power on, this function will be
active.
Current type output driving an external speaker. The
function is only working in VDD 5V OK.
LED output control. This is a multi-function pin with
SPEAKER. When the LED_SEL register (Bank0 Index
17h) is set to 1, LED output function will be active.
Otherwise, set to 0 (default), this pin serves as SPEAKER
output.
During VSB 5V power on, this pin is used to trap whether
using speech function or GPIO function.
Trapping low means using speech function (i.e. pin45-48,
pin1, pin4-8 are as speech function).
Trapping high means using GPIO function (i.e. pin45-48,
pin1, pin4-8 are as GPIO function). The I/O control and
status is defined in BANK0 Index 13h~16h.
Fan speed control PWM output. When the power of VDD is
0v, this pin will drive logic 0. The power of this pin is
supplied by VSB 5V.
I2C device address bit0 trapping during 5VSB power on.
Fan speed control PWM output. When the power of VDD is
0v, this pin will drive logic 0. The power of this pin is
supplied by VSB 5V.
I2C device address bit1 trapping during 5VSB power on.
Voltage Supply readouts from CPU. After programming,
this pin can be VID output to voltage regulator to generate
Vcore for CPU.
Publication Release Date: April 14, 2006
-7-
Revision 1.1