TLK3104SA_09 Datasheet, PDF (35/43 Pages) Texas Instruments – QUAD 3.125 Dbps SERIAL TRANSCEIVER

TLK3104SA
QUAD 3.125 Gbps SERIAL TRANSCEIVER
SCAS651B-− AUGUST 2000 − REVISED SEPTEMBER 2001
serial transmitter/receiver characteristics
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
VOD(p)
VOD(d)
VOD(pp)
VOD(pd)
VO(CMT)
TX output voltage magnitude away ^{Maximum preemphasis enabled, See Figure 17}
from common mode
Preemphasis disabled, See Figure 17
TX output differential peak-to-peak ^{Maximum preemphasis enabled, See Figure 17}
voltage swing
Preemphasis disabled, See Figure 17
RX output common mode voltage
range
See Figure 17
650
600
1300
1200
850
1700
1050
mV
2100
mVp-p
1000
1450 mV
VID
RX input voltage magnitude away
from common mode
See Figure 17
100
1150 mV
VID(p)
RX input differential peak-to-peak
voltage swing
See Figure 17
200
2300 mV
VI(CMR)
RX input common mode voltage
range
See Figure 17
1000
2000 mV
Ilkg
RX input leakage current
−10
10 µA
Ci
RX input capacitance
2 pF
tr, tf
Differential output signal rise/fall
time (20% to 80%)
RL = 50 Ω, CL = 5 pF, See Figure 17
80
160 ps
t(J_TOL)
t(J_IDR)
t(J_OT)
t(J_ODR)
td(R_Latency)
Jitter tolerance, total jitter at serial
input
Zero crossing, See Figure 20§
Serial input deterministic jitter
Zero crossing, See Figure 20
Serial output total jitter
PRBS at 3.125 GHz, See Figure 18
Serial output deterministic jitter
PRBS at 3.125 GHz
Total delay from RX input to RD
output
Serdes mode
Encode/decode mode
10 Gig mode
0.55 UI†‡
0.37 UI†
0.20 0.35 UI†
0.17 UI†
46
50 Bits
86
90 Bits
149
166 Bits
td(T_Latency)
Total delay from TD input to TX
output
See Figure 5
84
124 Bits
† _{Unit interval = one serial bit time (minimum 320 ps)}
‡ _{Maximum eye closure}
§ _{The receiver tolerates an additional sinusoidal jitter of 0.1 UI with cutoff frequency of 20 MHz, as specified in P802.3ae D2.0 Clause 47, to ensure}
margin for low frequency jitter, wander, noise, crosstalk, and other variable system effects.
VO(CMT)
VOD(p)
VOD(d)
VOD(p)
VOD(pp)
VOD(pd)
VOD(d)
tr , tf
Bit
Time
Figure 17. Differential and Common-Mode Output Voltage Definitions
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
35