English
Language : 

LM3S5652 Datasheet, PDF (31/848 Pages) Texas Instruments – Stellaris® LM3S5652 Microcontroller
Stellaris® LM3S5652 Microcontroller
Table 1. Revision History (continued)
Date
October 2009
Revision
6449
Description
■ Removed the MAXADCSPD bit field from the DCGC0 register as it has no function in deep-sleep
mode.
■ Deleted reset value for 16-bit mode from GPTMTAILR, GPTMTAMATCHR, and GPTMTAR registers
because the module resets in 32-bit mode.
■ Clarified CAN bit timing and corrected examples.
■ Corrected description for ADDR bit field in USBTXFIFOSZ and USBRXFIFOSZ registers.
■ Clarified PWM source for ADC triggering
■ Made these changes to the Electrical Characteristics chapter:
– Removed VSIH and VSIL parameters from Operating Conditions table.
– Changed SSI set up and hold times to be expressed in system clocks, not ns.
– Revised ADC electrical specifications to clarify, including reorganizing and adding new data.
– Changed the name of the tHIB_REG_WRITE parameter to tHIB_REG_ACCESS.
– Table added showing actual PLL frequency depending on input crystal.
■ Additional minor data sheet clarifications and corrections.
July 2009
5920
■ Clarified Power-on reset and RST pin operation; added new diagrams.
■ Corrected the reset value of the Hibernation Data (HIBDATA) and Hibernation Control (HIBCTL)
registers.
■ Clarified explanation of nonvolatile register programming in Internal Memory chapter.
■ Added explanation of reset value to FMPRE0/1/2/3, FMPPE0/1/2/3, USER_DBG, and USER_REG0/1
registers.
■ Special bulk handling and packet splitting has never been supported as the µDMA module can
support the same function. As a result, all references to these topics has been removed. Bit 7 in
the USBTXCSRLn register only functions as NAKTO in Host mode and is reserved in Device mode.
In addition, bit 0 in the USBRXCSRHn register is reserved.
■ The DISCON and CONN bits in the USBIS and USBIE registers are not available in Device mode.
When the USB controller is acting as a self-powered Device, a GPIO input or analog comparator
input must be connected to VBUS and configured to generate an interrupt when the VBUS level
drops. This interrupt is used to disable the pullup resistor on the USB0DP signal.
■ Changed buffer type for WAKE pin to TTL.
■ In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added
EIR(Internal voltage reference error) parameter.
■ Changed ordering numbers.
■ Additional minor data sheet clarifications and corrections.
November 17, 2011
31
Texas Instruments-Production Data