LM3S5652 Datasheet, PDF (11/848 Pages) Texas Instruments – Stellaris® LM3S5652 Microcontroller

Stellaris® LM3S5652 Microcontroller
List of Figures
Figure 1-1.
Figure 2-1.
Figure 2-2.
Figure 2-3.
Figure 2-4.
Figure 2-5.
Figure 2-6.
Figure 2-7.
Figure 3-1.
Figure 4-1.
Figure 4-2.
Figure 4-3.
Figure 4-4.
Figure 4-5.
Figure 5-1.
Figure 5-2.
Figure 5-3.
Figure 5-4.
Figure 6-1.
Figure 6-2.
Figure 6-3.
Figure 7-1.
Figure 8-1.
Figure 8-2.
Figure 8-3.
Figure 8-4.
Figure 8-5.
Figure 8-6.
Figure 9-1.
Figure 9-2.
Figure 9-3.
Figure 9-4.
Figure 10-1.
Figure 10-2.
Figure 10-3.
Figure 10-4.
Figure 11-1.
Figure 12-1.
Figure 12-2.
Figure 12-3.
Figure 12-4.
Figure 12-5.
Figure 13-1.
Figure 13-2.
Figure 13-3.
Figure 14-1.
Stellaris LM3S5652 Microcontroller High-Level Block Diagram .............................. 47
CPU Block Diagram ............................................................................................. 57
TPIU Block Diagram ............................................................................................ 58
Cortex-M3 Register Set ........................................................................................ 60
Bit-Band Mapping ................................................................................................ 80
Data Storage ....................................................................................................... 81
Vector Table ........................................................................................................ 87
Exception Stack Frame ........................................................................................ 89
SRD Use Example ............................................................................................. 103
JTAG Module Block Diagram .............................................................................. 162
Test Access Port State Machine ......................................................................... 165
IDCODE Register Format ................................................................................... 171
BYPASS Register Format ................................................................................... 171
Boundary Scan Register Format ......................................................................... 172
Basic RST Configuration .................................................................................... 175
External Circuitry to Extend Power-On Reset ....................................................... 175
Reset Circuit Controlled by Switch ...................................................................... 176
Main Clock Tree ................................................................................................ 180
Hibernation Module Block Diagram ..................................................................... 242
Clock Source Using Crystal ................................................................................ 244
Clock Source Using Dedicated Oscillator ............................................................. 244
Flash Block Diagram .......................................................................................... 263
μDMA Block Diagram ......................................................................................... 293
Example of Ping-Pong DMA Transaction ............................................................. 298
Memory Scatter-Gather, Setup and Configuration ................................................ 300
Memory Scatter-Gather, μDMA Copy Sequence .................................................. 301
Peripheral Scatter-Gather, Setup and Configuration ............................................. 303
Peripheral Scatter-Gather, μDMA Copy Sequence ............................................... 304
Digital I/O Pads ................................................................................................. 357
Analog/Digital I/O Pads ...................................................................................... 358
GPIODATA Write Example ................................................................................. 359
GPIODATA Read Example ................................................................................. 359
GPTM Module Block Diagram ............................................................................ 402
16-Bit Input Edge Count Mode Example .............................................................. 406
16-Bit Input Edge Time Mode Example ............................................................... 407
16-Bit PWM Mode Example ................................................................................ 408
WDT Module Block Diagram .............................................................................. 436
ADC Module Block Diagram ............................................................................... 460
Differential Sampling Range, V_{IN_ODD} = 1.5 V ...................................................... 464
Differential Sampling Range, V_{IN_ODD} = 0.75 V .................................................... 464
Differential Sampling Range, V_{IN_ODD} = 2.25 V .................................................... 465
Internal Temperature Sensor Characteristic ......................................................... 466
UART Module Block Diagram ............................................................................. 495
UART Character Frame ..................................................................................... 496
IrDA Data Modulation ......................................................................................... 498
SSI Module Block Diagram ................................................................................. 538
November 17, 2011
11
Texas Instruments-Production Data