LM3S5652 Datasheet, PDF (307/848 Pages) Texas Instruments – Stellaris® LM3S5652 Microcontroller

Stellaris® LM3S5652 Microcontroller
8.3.2.2
8.3.2.3
2. Set bit 30 of the DMA Channel Primary Alternate Clear (DMAALTCLR) register to select the
primary channel control structure for this transfer.
3. Set bit 30 of the DMA Channel Useburst Clear (DMAUSEBURSTCLR) register to allow the
μDMA controller to respond to single and burst requests.
4. Set bit 30 of the DMA Channel Request Mask Clear (DMAREQMASKCLR) register to allow
the μDMA controller to recognize requests for this channel.
Configure the Channel Control Structure
Now the channel control structure must be configured.
This example will transfer 256 32-bit words from one memory buffer to another. Channel 30 is used
for a software transfer, and the control structure for channel 30 is at offset 0x1E0 of the channel
control table. The channel control structure for channel 30 is located at the offsets shown in Table
8-7 on page 307.
Table 8-7. Channel Control Structure Offsets for Channel 30
Offset
Control Table Base + 0x1E0
Control Table Base + 0x1E4
Control Table Base + 0x1E8
Description
Channel 30 Source End Pointer
Channel 30 Destination End Pointer
Channel 30 Control Word
Configure the Source and Destination
The source and destination end pointers must be set to the last address for the transfer (inclusive).
1. Set the source end pointer at offset 0x1E0 to the address of the source buffer + 0x3FC.
2. Set the destination end pointer at offset 0x1E4 to the address of the destination buffer + 0x3FC.
The control word at offset 0x1E8 must be programmed according to Table 8-8 on page 307.
Table 8-8. Channel Control Word Configuration for Memory Transfer Example
Field in DMACHCTL
DSTINC
DSTSIZE
SRCINC
SRCSIZE
reserved
ARBSIZE
XFERSIZE
NXTUSEBURST
XFERMODE
Bits
31:30
29:28
27:26
25:24
23:18
17:14
13:4
3
2:0
Value
2
2
2
2
0
3
255
0
2
Description
32-bit destination address increment
32-bit destination data size
32-bit source address increment
32-bit source data size
Reserved
Arbitrates after 8 transfers
Transfer 256 items
N/A for this transfer type
Use Auto-request transfer mode
Start the Transfer
Now the channel is configured and is ready to start.
1. Enable the channel by setting bit 30 of the DMA Channel Enable Set (DMAENASET) register.
November 17, 2011
307
Texas Instruments-Production Data