English
Language : 

CC2510FX Datasheet, PDF (20/244 Pages) List of Unclassifed Manufacturers – True System-on-Chip with Low Power RF Transceiver and 8051 MCU
C2510Fx / CC2511Fx
7.10 7-12 bit ADC
TA = 25 °C, VDD = 3.0V if nothing else stated. The numbers given here are based on tests performed
in accordance with IEEE Std 1241-2000 [7]. The ADC data are from CC2430 characterization. As the
CC2510x/C2511Fx uses the same ADC, the numbers listed in Table 18 should be good indicators of the
performance to be expected from CC2510x and CC2511x. Note that these numbers will apply for 24 MHz
operated systems (like CC2510x using a 24 MHz crystal or CC2511x using a 48 MHz crystal).
Performance will be slightly different for other crystal frequencies (e.g. 26 MHz and 27 MHz).
Parameter
Input voltage
External reference voltage
External reference voltage
differential
Input resistance, signal
Full-Scale Signal4
ENOB4
Single ended input
ENOB4
Differential input
Useful Power Bandwidth
THD4
-Single ended input
-Differential input
Signal To Non-Harmonic Ratio4
-Single ended input
-Differential input
Spurious Free Dynamic Range4
-Single ended input
-Differential input
CMRR, differential input
Crosstalk, single ended input
Offset
Gain error
DNL4
INL4
SINAD4
Min Typ Max Unit Condition/Note
0
AVDD V AVDD is voltage on AVDD pin
0
AVDD V AVDD is voltage on AVDD pin
0
AVDD V AVDD is voltage on AVDD pin
197
2.97
5.7
7.5
9.3
10.8
6.5
8.3
10.0
11.5
0-20
kΩ Simulated using 4 MHz clock speed (see Section
13.10.2.7)
V Peak-to-peak, defines 0 dBFS
bits 7-bits setting
9-bits setting
10-bits setting
12-bits setting
bits 7-bits setting
9-bits setting
10-bits setting
12-bits setting
kHz 7-bits setting, both single and differential
-75.2
-86.6
dB 12-bits setting, -6 dBFS
dB 12-bits setting, -6 dBFS
70.2
dB 12-bits setting
79.3
dB 12-bits setting
78.8
88.9
<-84
<-84
-3
0.68
0.05
0.9
4.6
13.3
35.4
dB 12-bits setting, -6 dBFS
dB 12-bits setting, -6 dBFS
dB 12- bit setting, 1 kHz Sine (0 dBFS), limited by ADC
resolution
dB 12- bit setting, 1 kHz Sine (0 dBFS), limited by ADC
resolution
mV Mid. Scale
%
LSB 12-bits setting, mean
LSB 12-bits setting, max
LSB 12-bits setting, mean
LSB 12-bits setting, max
dB 7-bits setting
4 Measured with 300 Hz Sine input and VDD as reference.
SWRS055D
Page 20 of 243